845GL datasheet(32/193 Pages) INTEL

32 / 193 page

Signal Description

Intel® 82845G/82845GL/82845GV GMCH Datasheet

2.4.6

PCI Pins during PCI Transactions on AGP Interface

The PCI signals described in Section 2.4.5 behave according to PCI Local Bus Specification,

Revision 2.1, when used to perform PCI transactions on the AGP Interface.

2.5

Multiplexed Intel® DVO Device Signal Interfaces

The DVO signals, described in the following table, are multiplexed with the AGP signals.

Name

Type

Description

DVOB_CLK;

DVOB_CLK#

AGP

DVOB Clock Output: These signals provide a differential pair reference

clock that can run up to 165 MHz. Formerly known by:

DVOB_CLKOUT0=DVOB_CLK and DVOB_CLKOUT1=DVOB_CLK#. Care

should be taken to be sure that DVOB_CLK is connected to the primary clock

receiver of the Intel® DVO device.

DVOB_D[11:0]

AGP

DVOB Data: This data bus is used to drive 12-bit pixel data on each edge of

DVOB_CLK(#). This provides 24 bits of data per clock.

DVOB_HSYNC

AGP

Horizontal Sync: This is the HSYNC signal for the DVOB interface. The

active polarity of the signal is programmable.

DVOB_VSYNC

AGP

Vertical Sync: This is the VSYNC signal for the DVOB interface. The active

polarity of the signal is programmable.

DVOB_BLANK#

AGP

Flicker Blank or Border Period Indication: DVOB_BLANK# is a

programmable output pin driven by the GMCH. When programmed as a

blank period indication, this pin indicates active pixels excluding the border.

When programmed as a border period indication, this pin indicates active

pixel including the border pixels.

DVOBC_CLKINT#

AGP

DVOBC Pixel Clock Input/Interrupt: This signal may be selected as the

reference input to the dot clock PLL (DPLL) for the multiplexed DVO devices.

This pin may also be programmed to be an interrupt input for either of the

multiplexed DVO devices.

DVOB_FLDSTL

AGP

TV Field and Flat Panel Stall Signal: This input can be programmed to be

either a TV Field input from the TV encoder or Stall input from the flat panel.

When used as a Field input, it synchronizes the overlay field with the TV

encoder field when the overlay is displaying an interleaved source. When

used as the Stall input, it indicates that the pixel pipeline should stall one

horizontal line. The polarity is programmable for both modes and the input

may be disabled completely.

DVOC_CLK;

DVOC_CLK#

AGP

DVOC Clock Output: These pins provide a differential pair reference clock

that can run up to 165 MHz. Formerly known by:

DVOC_CLKOUT0=DVOC_CLK and DVOC_CLKOUT1=DVOC_CLK#. Care

should be taken to be sure that DVOC_CLK is connected to the primary

clock receiver of the DVO device.

DVOC_D[11:0]

AGP

DVOC Data: This data bus is used to drive 12-bit pixel data on each edge of

DVOC_CLK(#). This provides 24 bits of data per clock.

DVOC_HSYNC

AGP

Horizontal Sync: This is the HSYNC signal for the DVOC interface. The

active polarity of the signal is programmable.

DVOC_VSYNC

AGP

Vertical Sync: This is the VSYNC signal for the DVOC interface. The active

polarity of the signal is programmable.

DVOC_BLANK#

AGP

Flicker Blank or Border Period Indication: DVOC_BLANK# is a

programmable output pin driven by the GMCH. When programmed as a

blank period indication, this signal indicates active pixels excluding the

border. When programmed as a border period indication, this signal indicates

active pixel including the border pixels.

845GL 数据表(PDF) 32 Page - Intel Corporation

845GL 数据表(HTML) 32 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载