数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

845GL 数据表(PDF) 5 Page - Intel Corporation

部件名 845GL
功能描述  Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
PDF  193 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

845GL 数据表(HTML) 5 Page - Intel Corporation

  845GL Datasheet HTML 1Page - Intel Corporation 845GL Datasheet HTML 2Page - Intel Corporation 845GL Datasheet HTML 3Page - Intel Corporation 845GL Datasheet HTML 4Page - Intel Corporation 845GL Datasheet HTML 5Page - Intel Corporation 845GL Datasheet HTML 6Page - Intel Corporation 845GL Datasheet HTML 7Page - Intel Corporation 845GL Datasheet HTML 8Page - Intel Corporation 845GL Datasheet HTML 9Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 193 page
background image
Intel® 82845G/82845GL/82845GV GMCH
Datasheet
5
3.5.2.9
HDR1—Header Type Register (Device 1).........................83
3.5.2.10 PBUSN1—Primary Bus Number Register (Device 1) .......83
3.5.2.11 SBUSN1—Secondary Bus Number Register (Device 1)...84
3.5.2.12 SUBUSN1—Subordinate Bus Number Register (Device 1)..
84
3.5.2.13 SMLT1—Secondary Bus Master Latency Timer Register
(Device 1).............................................................................84
3.5.2.14 IOBASE1—I/O Base Address Register (Device 1)............85
3.5.2.15 IOLIMIT1—I/O Limit Address Register (Device 1).............85
3.5.2.16 SSTS1—Secondary Status Register (Device 1) ...............86
3.5.2.17 MBASE1—Memory Base Address Register (Device 1) ....87
3.5.2.18 MLIMIT1—Memory Limit Address Register (Device 1) .....88
3.5.2.19 PMBASE1—Prefetchable Memory Base Address Register
(Device 1).............................................................................89
3.5.2.20 PMLIMIT1—Prefetchable Memory Limit Address Register
(Device 1).............................................................................89
3.5.2.21 BCTRL1—Bridge Control Register (Device 1) ..................90
3.5.2.22 ERRCMD1—Error Command Register (Device 1)............91
3.5.3
Integrated Graphics Device Registers (Device 2).............................92
3.5.3.1
VID2—Vendor Identification Register (Device 2) ..............93
3.5.3.2
DID2—Device Identification Register (Device 2)...............93
3.5.3.3
PCICMD2—PCI Command Register (Device 2) ...............94
3.5.3.4
PCISTS2—PCI Status Register (Device 2) .......................95
3.5.3.5
RID2—Revision Identification Register (Device 2) ............95
3.5.3.6
CC—Class Code Register (Device 2) ...............................96
3.5.3.7
CLS—Cache Line Size Register (Device 2) ......................96
3.5.3.8
MLT2—Master Latency Timer Register (Device 2) ...........96
3.5.3.9
HDR2—Header Type Register (Device 2).........................97
3.5.3.10 GMADR —Graphics Memory Range Address Register
(Device 2).............................................................................97
3.5.3.11 MMADR—Memory Mapped Range Address Register
(Device 2).............................................................................98
3.5.3.12 SVID2—Subsystem Vendor Identification Register
(Device 2).............................................................................98
3.5.3.13 SID2—Subsystem Identification Register (Device 2) ........98
3.5.3.14 ROMADR—Video BIOS ROM Base Address Registers
(Device 2).............................................................................99
3.5.3.15 CAPPOINT—Capabilities Pointer Register (Device 2)......99
3.5.3.16 INTRLINE—Interrupt Line Register (Device 2)..................99
3.5.3.17 INTRPIN—Interrupt Pin Register (Device 2) ...................100
3.5.3.18 MINGNT—Minimum Grant Register (Device 2) ..............100
3.5.3.19 MAXLAT—Maximum Latency Register (Device 2)..........100
3.5.3.20 PMCAPID—Power Management Capabilities ID Register
(Device 2)...........................................................................100
3.5.3.21 PMCAP—Power Management Capabilities Register
(Device 2)...........................................................................101
3.5.3.22 PMCS—Power Management Control/Status Register
(Device 2)...........................................................................101
3.5.4
Device 6 Registers..........................................................................102
3.5.4.1
DWTC—DRAM Write Throttling Control Register
(Device 6)...........................................................................102
3.5.4.2
DRTC—DRAM Read Throttling Control Register
(Device 6)...........................................................................103
4
Functional Description ...................................................................................105
4.1
Processor System Bus.................................................................................105



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com