845GL datasheet(47/193 Pages) INTEL

47 / 193 page

Intel® 82845G/82845GL/82845GV GMCH Datasheet

3.4.2

CONFIG_DATA—Configuration Data Register

I/O Address:

0CFCh

Default Value:

00000000h

Access:

Read/Write

Size:

32 bits

CONFIG_DATA is a 32-bit read/write window into configuration space. The portion of

configuration space that is referenced by CONFIG_DATA is determined by the contents of

CONFIG_ADDRESS.

Bit

Description

Configuration Enable (CFGE).

1 = Enable.

0 = Disable.

30:24

Reserved.

These bits are read only and have a value of 0.

23:16

Bus Number.

When the Bus Number is programmed to 00h the target of the Configuration Cycle is

a hub interface agent (GMCH, Intel® ICH4, etc.). The Configuration Cycle is forwarded to the hub

interface if the Bus Number is programmed to 00h and the GMCH is not the target.

If the Bus Number is non-zero and matches the value programmed into the Secondary Bus Number

If the Bus Number is non-zero, greater than the value in the Secondary Bus Number register of

Device 1 and less than or equal to the value programmed into the Subordinate Bus Number Register

of Device 1, a Type 1 PCI configuration cycle is generated on AGP/PCI_B.

If the Bus Number is non-zero, and does not fall within the ranges enumerated by Device 1’s

Secondary Bus Number or Subordinate Bus Number Register, then a HI Type 1 configuration Cycle

is generated.

15:11

Device Number.

This field selects one agent on the PCI bus selected by the Bus Number. When the

Bus Number field is “00” the GMCH decodes the Device Number field. The GMCH is always Device

Number 0 for the Host-HI bridge entity, Device Number 1 for the Host-PCI_B/AGP entity, and device

2 for the integrated graphics device. Therefore, when the Bus Number =0 and the Device Number

equals 0,1 or 2, the internal GMCH devices are selected.

If the Bus Number is non-zero and matches the value programmed into the Device#1 Secondary

Bus Number Register, a Type 0 PCI configuration cycle will be generated on AGP/PCI_B. The

Device Number field is decoded and the GMCH asserts one and only one GADxx signal as an

IDSEL. GAD16 is asserted to access Device 0, GAD17 for Device 1 and so forth up to Device 15 for

which will assert AD31. All device numbers higher than #15 cause a type 0 configuration access with

no IDSEL asserted, which will result in a Master Abort reported in the GMCH’s “virtual” PCI-to-PCI

bridge registers.

For Bus Numbers resulting in AGP/PCI_B Type 1 Configuration cycles the Device Number is

propagated as GAD[15:11].

10:8

Function Number.

This field is mapped to GAD[10:8] during AGP/PCI_B Configuration cycles and

A[10:8] during HI configuration cycles. This allows the configuration registers of a particular function

in a multi-function device to be accessed. The GMCH ignores configuration cycles to its internal

Devices if the function number is not equal to 0.

7:2

This field selects one register within a particular Bus, Device, and Function as

specified by the other fields in the Configuration Address Register. This field is mapped to GAD[7:2]

during AGP/PCI_B Configuration cycles and A[7:2] during HI Configuration cycles.

1:0

Reserved.

Bit

Description

31:0

Configuration Data Window (CDW).

If bit 31 of CONFIG_ADDRESS is 1 any I/O access that to

the CONFIG_DATA register will be mapped to configuration space using the contents of

CONFIG_ADDRESS.

845GL 数据表(PDF) 47 Page - Intel Corporation

845GL 数据表(HTML) 47 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载