数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FS32K148UFT0VLHT 数据表(PDF) 5 Page - NXP Semiconductors

部件名 FS32K148UFT0VLHT
功能描述  Voltage range: 2.7 V to 5.5 V Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

FS32K148UFT0VLHT 数据表(HTML) 5 Page - NXP Semiconductors

  FS32K148UFT0VLHT Datasheet HTML 1Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 2Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 3Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 4Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 5Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 6Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 7Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 8Page - NXP Semiconductors FS32K148UFT0VLHT Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 100 page
background image
Crossbar switch (AXBS-Lite)
eDMA
DMA
MUX
SW-DP
Serial Wire
AWIC
S0
S1
Clock
LPO
128 kHz
generation
Peripheral bus controller
CRC
WDOG
LPIT
LPI2C
FlexIO
Low Power
Timer
12-bit ADC
TRGMUX
LPUART
LPSPI
FlexCAN
FlexTimer
PDB
LPIT
RTC
CMP
8-bit DAC
ERM
CMU
GPIO
M0
M2
Flash memory
controller
Data flash
memory
FlexRAM/
SRAM2
Code flash
memory
IO PORT
NVIC
PPB
MTB+DWT
BPU
AHB-AP
Arm Cortex M0+
Peripherals present
on all S32K devices
Peripherals present
on selected S32K devices
Key:
Device architectural IP
on all S32K devices
(see the "Feature Comparison"
1: On this device, NXP’s system MPU implements the safety mechanisms to prevent masters from
accessing restricted memory regions. This system MPU provides memory protection at the
level of the Crossbar Switch. Crossbar master (Core, DMA) can be assigned
different access rights to each protected memory region. The Arm M0+ core version in this family
does not integrate the Arm Core MPU, which would concurrently monitor only core-initiated memory
accesses. In this document, the term MPU refers to NXP’s system MPU.
2: For the device-specific sizes, see the "On-chip SRAM sizes" table in the "Memories and Memory Interfaces"
chapter of the S32K1xx Series Reference Manual.
section)
S2
IO PORT
CSEc
System MPU1
System MPU1
SOSC
4-40 MHz
SIRC
8 MHz
FIRC
48 MHz
EIM
SRAM2
Figure 2. High-level architecture diagram for the S32K11x family
2 Feature comparison
The following figure summarizes the memory, peripherals and packaging options for the
S32K1xx and S32K14xW devices. All devices which share a common package are pin-
to-pin compatible.
NOTE
Availability of peripherals depends on the pin availability in a
particular package. For more information see IO Signal
Feature comparison
S32K1xx Data Sheet, Rev. 13, 04/2020
NXP Semiconductors
5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com