| 数据搜索系统,热门电子元器件搜索 |
|
FS32K148UFT0VLHT 数据表(PDF) 52 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FS32K148UFT0VLHT 数据表(HTML) 52 Page - NXP Semiconductors |
|
52 / 100 page ![]() Table 39. QuadSPI electrical specifications (continued) FLASH PORT Sym Unit FLASH A FLASH B RUN1 HSRUN1 RUN/HSRUN2 QuadSPI Mode SDR SDR SDR DDR3 Internal Sampling Internal DQS Internal Sampling Internal DQS Internal Sampling External DQS N1 PAD Loopback Internal Loopback N1 PAD Loopback Internal Loopback N1 External DQS Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max SCK Duty Cycle tSDC ns Data Input Setup Time tIS ns 15 - 2.5 - 10 - 14 - 1.6 - 9 - 25 - 2 - Data Input Hold Time tIH ns 0 - 1 - 1 - 0 - 1 - 1 - 0 - 20 - Data Output Valid Time tOV ns - 4.5 - 4.5 - 4.5 - 4 - 4 - 4 - 10 - 10 Data Output In-Valid Time tIV ns - 5 - 5 - 5 - 5 - 35 - 5 - 5 5 - CS to SCK Time 6 tCSSCK ns 5 - 5 - 5 - 5 - 5 - 5 - 10 - 10 - SCK to CS Time 7 tSCKCS ns 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - Output Load pf 25 25 25 25 25 25 25 25 1. See Reference Manual for details on mode settings 2. See Reference Manual for details on mode settings 3. Valid for HyperRAM only 4. RWDS(External DQS CLK) frequency 5. For operating frequency ≤ 64 Mhz,Output invalid time is 5 ns. 6. Program register value QuadSPI_FLSHCR[TCSS] = 4`h2 7. Program register value QuadSPI_FLSHCR[TCSH] = 4`h1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |