WM8742GEDSSLASHV datasheet(30/66 Pages) CIRRUS

30 / 66 page

WM8742

Rev 4.4

LRCLK POLARITY

In left justified, right justified or I2S modes, the LRP register bit controls the polarity of LRCLK. If this

bit is set high, the expected polarity of LRCLK will be the opposite of that shown in Figure 14, Figure

15 and Figure 16. If this feature is used as a means of swapping the left and right channels, a 1

sample phase difference will be introduced.

BIT

LABEL

DEFAULT

DESCRIPTION

Format Control

05h

LRP

LRCLK polarity select:

0 = normal LRCLK polarity

1 = inverted LRCLK polarity

Table 17 LRCLK Polarity Control

In DSP modes, the LRP register bit is used to select between DSP mode A and B (see Figure 17 and

Figure 18).

BIT

LABEL

DEFAULT

DESCRIPTION

Format Control

05h

LRP

DSP format select:

0 = DSP mode A

1 = DSP mode B

Table 18 DSP Format Control

BCLK / DSDCLK64 POLARITY

In PCM mode, LRCLK and DIN are sampled on the rising edge of BCLK by default, and should ideally

change on the falling edge. Data sources which change LRCLK and DIN on the rising edge of BCLK

can be supported by setting the BCP register bit. Setting BCP to 1 inverts the polarity of BCLK to the

inverse of that shown in Figure 14, Figure 15, Figure 16, Figure 17 and Figure 18.

In DSD mode, DSDL and DSDR inputs are sampled a fixed delay after a falling 64fs clock edge.

When BCP is set in DSD mode, DSDL and DSDR are sampled a fixed delay after a rising 64fs clock

edge.

BIT

LABEL

DEFAULT

DESCRIPTION

Format Control

05h

BCP

BCLK / DSD64CLK polarity select:

0 = normal polarity

1 = inverted polarity

Table 19 BCLK Polarity Control

OVERSAMPLING RATE CONTROL

The user has control of the oversampling ratio of the WM8742, and can set to the device to operate in

low, medium or high rate modes. For correct operation of the digital filtering and other processing on

the WM8742, the user must ensure the correct value of OSR[1:0] is set at all times.

BIT

LABEL

DEFAULT

DESCRIPTION

Mode Control 1

07h

[6:5]

OSR[1:0]

Oversampling Rate Selection

00 = Low rate (32/44.1/48kHz)

01 = Medium rate (96kHz)

10 = High rate (192kHz)

11 = Unused

Table 20 Oversampling Rate Control

WM8742GEDS/V 数据表(PDF) 30 Page - Cirrus Logic

WM8742GEDS/V 数据表(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载

链接网址

WM8742GEDS/V 数据表(PDF) 30 Page - Cirrus Logic

WM8742GEDS/V 数据表(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表 下载

链接网址

数据表下载