数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IS25LP032D-RKLA3:P 数据表(PDF) 41 Page - Integrated Silicon Solution, Inc

部件名 IS25LP032D-RKLA3:P
功能描述  SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ISSI [Integrated Silicon Solution, Inc]
网页  http://www.issi.com
标志 ISSI - Integrated Silicon Solution, Inc

IS25LP032D-RKLA3:P 数据表(HTML) 41 Page - Integrated Silicon Solution, Inc

Back Button IS25LP032D-RKLA3:P Datasheet HTML 37Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 38Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 39Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 40Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 41Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 42Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 43Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 44Page - Integrated Silicon Solution, Inc IS25LP032D-RKLA3:P Datasheet HTML 45Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 118 page
background image
IS25LP032D
IS25WP032D
Integrated Silicon Solution, Inc.- www.issi.com
41
Rev. A12
08/04/2020
8.5 FAST READ DUAL OUTPUT OPERATION (FRDO, 3Bh)
The FRDO instruction is used to read memory data on two output pins each at up to a 133MHz clock.
The FRDO instruction code is followed by three address bytes (A23
– A0) and dummy cycles (configurable, default
is 8 clocks), transmitted via the IO0 line, with each bit latched-in during the rising edge of SCK. Then the first data
byte addressed is shifted out on the IO1 and IO0 lines, with each pair of bits shifted out at a maximum frequency
fCT, during the falling edge of SCK. The first bit (MSB) is output on IO1. Simultaneously, the second bit is output
on IO0.
The first byte addressed can be at any memory location. The address is automatically incremented by one after
each byte of data is shifted out. W hen the highest address is reached, the address counter will roll over to the
000000h address, allowing the entire memory to be read with a single FRDO instruction. The FRDO instruction is
terminated by driving CE# high (VIH).
If the FRDO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is
ignored and will not have any effects on the current cycle.
Figure 8.6 Fast Read Dual Output Sequence
CE #
SCK
7
5
Data Out 1
Instruction = 3Bh
23
CE #
SCK
3
2
1
0
3-byte Address
High Impedance
22
21
...
0
1
2
3
4
5
6
7
8
9
10
...
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
Mode 3
Mode 0
...
tV
IO0
IO1
6
4
3
1
7
5
2
0
6
4
3
1
...
2
0
...
Data Out 2
IO0
IO1
8 Dummy Cycles
Note: Dummy cycles depends on Read Parameter setting. Detailed information in Table 6.11 Read Dummy Cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com