数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MWCT1014AFVLLPR 数据表(PDF) 38 Page - NXP Semiconductors

部件名 MWCT1014AFVLLPR
功能描述  Memory and memory interfaces
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MWCT1014AFVLLPR 数据表(HTML) 38 Page - NXP Semiconductors

Back Button MWCT1014AFVLLPR Datasheet HTML 34Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 35Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 36Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 37Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 38Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 39Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 40Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 41Page - NXP Semiconductors MWCT1014AFVLLPR Datasheet HTML 42Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 65 page
background image
Table 26. 12-bit ADC characteristics (3 V to 5.5 V)(VREFH = VDDA, VREFL = VSS)
Symbol
Description
Conditions 1
Min.
Typ.2
Max.
Unit
Notes
VDDA
Supply voltage
3
5.5
V
IDDA_ADC Supply current per ADC
1
mA
3
SMPLTS Sample Time
275
Refer to
the
Reference
Manual
ns
TUE4
Total unadjusted error
±4
±8
LSB5
6, 7, 8, 9
DNL
Differential non-linearity
±0.7
LSB5
6, 7, 8, 9
INL
Integral non-linearity
±1.0
LSB5
6, 7, 8, 9
1. All accuracy numbers assume the ADC is calibrated with VREFH=VDDA=VDD, with the calibration frequency set to less than
or equal to half of the maximum specified ADC clock frequency.
2. Typical values assume VDDA = 5.0 V, Temp = 25 °C, fADCK = 40 MHz, RAS=20 Ω, and CAS=10 nF unless otherwise stated.
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5. 1 LSB = (VREFH - VREFL)/2N
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device
use case scenario. When using ADC averaging, refer to the Reference Manual to determine the most appropriate settings
for AVGS.
7. For ADC signals adjacent to VDD/VSS or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC
performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the
internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.
NOTE
• Due to triple bonding in lower pin packages like the 64-
LQFP, degradation might be seen in ADC parameters.
• When using high speed interfaces such as the QuadSPI,
there may be some ADC degradation on the adjacent
analog input paths. See following table for details.
Pin name
TGATE purpose
PTE8
CMP0_IN3
PTC3
ADC0_SE11/CMP0_IN4
PTC2
ADC0_SE10/CMP0_IN5
PTD7
CMP0_IN6
PTD6
CMP0_IN7
PTD28
ADC1_SE22
PTD27
ADC1_SE21
ADC electrical specifications
MWCT101XS Data Sheet, Rev. 3, 12/2019
38
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com