数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DM6583 数据表(PDF) 26 Page - List of Unclassifed Manufacturers

部件名 DM6583
功能描述  V.90 Integrated Data/Fax/Voice/Speakerphone Modem Device Set
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC1 [List of Unclassifed Manufacturers]
网页  
标志 ETC1 - List of Unclassifed Manufacturers

DM6583 数据表(HTML) 26 Page - List of Unclassifed Manufacturers

Back Button DM6583 Datasheet HTML 22Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 23Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 24Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 25Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 26Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 27Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 28Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 29Page - List of Unclassifed Manufacturers DM6583 Datasheet HTML 30Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 43 page
background image
DM560P
V.90 Integrated Data/Fax/Voice/Speakerphone Modem Device Set
26
Preliminary
Version: DM560P-DS-P07
August 11, 2000
Chip 2: DM6581/DM6582 ITU-T V.90 TX
and RX Digital Signal Processor
Description
DM6581/82 Description
The DM6581/DM6582 are application specific Digital
Signal Processors (DSP) dedicated to V.90 modem
operation. They are used in pairs. The primary
component of these devices is a 22.43Mips DSP
core processor. The basic clock frequency of this
device is 40.32MHz. An internal built PLL circuit is
used to boost the clock from 40.32MHz to 80.64MHz
or 89.74MHz. This 80.64MHz/89.74MHz clock is
used as the clock source of DSP core processor. A
16-byte dual port SRAM is utilized to provide the
communication between DSP and the DM6583.
There are two dedicated serial ports that provide the
link between the DSP and the DM6580. The
DM6581/DM6582 are bonded-out in a 100-pin QFP
package for mass production, and provide the most
economical package.
DM6581/82 Block Diagram
Timing
Logical & PLL
Serial Port
Dual Port
RAM
ROM
DSP Core
Data
RAM
Program
RAM
OSCI
OSCO
MSCLK
CODEC_CLK
PMA[0:15]
PMD[0:23]
DMA[0:13]
DMD[0:15]
DM6581/82 Features
DM6581 for TX data-pump, DM6582 for the RX
data-pump
Built in program ROM
2 serial ports to interface with codec
16 byte dual port RAM
Clock Generator for codec chip
Built in PLL
Built in Co-Processor
Power Down Mode
Eye Pattern Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com