数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32WLE4JC 数据表(PDF) 118 Page - STMicroelectronics

部件名 STM32WLE4JC
功能描述  Multiprotocol LPWAN 32-bit Arm® Cortex®-M4 MCUs, LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32WLE4JC 数据表(HTML) 118 Page - STMicroelectronics

Back Button STM32WLE4JC Datasheet HTML 114Page - STMicroelectronics STM32WLE4JC Datasheet HTML 115Page - STMicroelectronics STM32WLE4JC Datasheet HTML 116Page - STMicroelectronics STM32WLE4JC Datasheet HTML 117Page - STMicroelectronics STM32WLE4JC Datasheet HTML 118Page - STMicroelectronics STM32WLE4JC Datasheet HTML 119Page - STMicroelectronics STM32WLE4JC Datasheet HTML 120Page - STMicroelectronics STM32WLE4JC Datasheet HTML 121Page - STMicroelectronics STM32WLE4JC Datasheet HTML 122Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 145 page
background image
Electrical characteristics
STM32WLE5/E4xx
118/145
DS13105 Rev 8
Figure 22. ADC accuracy characteristics
THD
Total
harmonic
distortion
VDDA = VREF+ = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C
-
-74
-73
dB
2 V < VDDA, VREF+ < 3.6 V,
fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range
--74
-70
1.62 V < VDDA = VREF+ < 3.6 V, TA = entire range
Range 1: fADC = 35 MHz, fs ≤ 2.2 Msps
Range 2: fADC = 16 MHz, fs ≤ 1.1 Msps
--74
-70
1. Based on characterization results, not tested in production.
2. ADC DC accuracy values are measured after internal calibration.
3. Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion of signal on
another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins susceptible to receive
negative current.
4. I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when VDDA < 2.4 V and disabled when
VDDA ≥ 2.4 V.
Table 79. ADC accuracy(1)(2)(3) (continued)
Symbol
Parameter
Conditions(4)
Min Typ Max Unit
MSv19880V3
(1) Example of an actual transfer curve
(2) Ideal transfer curve
(3) End point correlation line
4095
4094
4093
7
6
5
4
3
2
1
0
2
345
6
1
7
4093 4094
4095
ED
1 LSB ideal
(1)
(3)
(2)
EL
ET
EG
EO
Code
(VAIN / VREF+)*4095
ET total unadjusted error: maximum deviation
between the actual and ideal transfer curves.
EG gain error: deviation between the last ideal
transition and the last actual one.
ED differential linearity error: maximum deviation
between actual steps and the ideal ones.
EL integral linearity error: maximum deviation between
any actual transition and the end point correlation line.
EO offset error: maximum deviation between the
first actual transition and the first ideal one.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com