STM32WLE4JC datasheet(15/145 Pages) STMICROELECTRONICS

15 / 145 page

DS13105 Rev 8

15/145

STM32WLE5/E4xx

Functional overview

3.1

Architecture

The devices embed a sub-GHz RF subsystem that interfaces with a generic microcontroller

subsystem using an Arm Cortex-M4 (called CPU).

An RF low-layer stack is needed and is to be run on CPU with the host application code.

The RF subsystem communication is done through an internal SPI interface.

3.2

Arm Cortex-M core

With its embedded Arm core, the STM32WLE5/E4xx devices are compatible with all

Arm tools and software.

Figure 1 shows the general block diagram of the STM32WLE5/E4xx devices.

Arm Cortex-M4

The Arm Cortex-M4 is a processor for embedded systems. It has been developed to provide

a low-cost platform that meets the needs of MCU implementation, with a reduced pin count

and low-power consumption, while delivering outstanding computational performance and

an advanced response to interrupts.

The Arm Cortex-M4 32-bit RISC processor features exceptional code-efficiency, delivering

the high-performance expected from an Arm core in the memory size usually associated

with 8- and 16-bit devices.

This processor supports a set of DSP instructions that allow efficient signal processing and

complex algorithm execution.

3.3

Adaptive real-time memory accelerator (ART Accelerator)

The ART Accelerator is a memory accelerator that is optimized for STM32 industry-standard

Arm Cortex-M4 processor. The ART Accelerator balances the inherent performance

advantage of the Arm Cortex-M4 over Flash memory technologies, that normally require the

processor to wait for the Flash memory at higher frequencies.

To release the processor near 60 DMIPS performance at 48 MHz, the ART Accelerator

implements an instruction prefetch queue and branch cache, that increases the program

execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the

performance achieved thanks to the ART Accelerator is equivalent to 0 wait state program

execution from Flash memory at a CPU frequency up to 48 MHz.

3.4

Memory protection unit (MPU)

The memory protection unit (MPU) is used to manage the CPU accesses to memory, to

prevent one task to accidentally corrupt the memory or resources used by any other active

task. This memory area is organized into up to eight protected areas that can in turn be

divided up into eight subareas. The protection area sizes are between 32 bytes and the

whole 4 Gbytes of addressable memory.

STM32WLE4JC 数据表(PDF) 15 Page - STMicroelectronics

STM32WLE4JC 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载