数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32WLE4JC 数据表(PDF) 16 Page - STMicroelectronics

部件名 STM32WLE4JC
功能描述  Multiprotocol LPWAN 32-bit Arm® Cortex®-M4 MCUs, LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32WLE4JC 数据表(HTML) 16 Page - STMicroelectronics

Back Button STM32WLE4JC Datasheet HTML 12Page - STMicroelectronics STM32WLE4JC Datasheet HTML 13Page - STMicroelectronics STM32WLE4JC Datasheet HTML 14Page - STMicroelectronics STM32WLE4JC Datasheet HTML 15Page - STMicroelectronics STM32WLE4JC Datasheet HTML 16Page - STMicroelectronics STM32WLE4JC Datasheet HTML 17Page - STMicroelectronics STM32WLE4JC Datasheet HTML 18Page - STMicroelectronics STM32WLE4JC Datasheet HTML 19Page - STMicroelectronics STM32WLE4JC Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 145 page
background image
Functional overview
STM32WLE5/E4xx
16/145
DS13105 Rev 8
The MPU is especially helpful for applications where some critical or certified code must be
protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-
time operating system). If a program accesses a memory location that is prohibited by the
MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can
dynamically update the MPU area setting, based on the process to be executed.
The MPU is optional and can be bypassed for applications that do not need it.
3.5
Memories
3.5.1
Embedded Flash memory
The Flash memory interface manages the accesses from CPU AHB ICode/DCode to the
Flash memory. It implements the access, the erase and program Flash memory operations,
and the read and write protection.
The main features of the Flash memory are listed below:
Memory organization: 1 bank
main memory: up to 256 Kbytes
page size: 2 Kbytes
72-bit wide data read (64 bits plus 8 ECC bits)
72-bit wide data write (64 bits plus 8 ECC bits)
Page erase and mass erase
Flexible protections can be configured thanks to option bytes:
Readout protection (RDP) to protect the whole memory. Three levels are available:
Level 0: no readout protection
Level 1: memory readout protection. The Flash memory cannot be read from or
written to if either debug features are connected, boot in SRAM or bootloader is
selected.
Level 2: chip readout protection. Debug features (JTAG and serial wire), boot in
SRAM and bootloader selection are disabled (JTAG fuse). This selection is
irreversible.
Table 3. Access status versus RDP level and execution mode
Area
RDP
level
User execution
Debug, boot from SRAM or boot from
system memory (loader)
Read
Write
Erase
Read
Write
Erase
Main memory
1
Yes
Yes
Yes
No
No
No
2
Yes
Yes
Yes
NA
NA
NA
System memory
1Yes
No
No
Yes
No
No
2
Yes
No
No
NA
NA
NA
Option bytes
1
Yes
Yes
Yes
Yes
Yes
Yes
2Yes
No(1)
No(1)
NA
NA
NA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com