数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32WLE4JC 数据表(PDF) 17 Page - STMicroelectronics

部件名 STM32WLE4JC
功能描述  Multiprotocol LPWAN 32-bit Arm® Cortex®-M4 MCUs, LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32WLE4JC 数据表(HTML) 17 Page - STMicroelectronics

Back Button STM32WLE4JC Datasheet HTML 13Page - STMicroelectronics STM32WLE4JC Datasheet HTML 14Page - STMicroelectronics STM32WLE4JC Datasheet HTML 15Page - STMicroelectronics STM32WLE4JC Datasheet HTML 16Page - STMicroelectronics STM32WLE4JC Datasheet HTML 17Page - STMicroelectronics STM32WLE4JC Datasheet HTML 18Page - STMicroelectronics STM32WLE4JC Datasheet HTML 19Page - STMicroelectronics STM32WLE4JC Datasheet HTML 20Page - STMicroelectronics STM32WLE4JC Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 145 page
background image
DS13105 Rev 8
17/145
STM32WLE5/E4xx
Functional overview
48
Write protection (WRP): the protected area is protected against erasing and
programming. Two areas can be selected, with 4-Kbyte granularity.
Proprietary code readout protection (PCROP): two parts of the Flash memory can be
protected against read and write from third parties. The protected area is execute-only:
it can only be reached by the STM32 CPU, as an instruction code, while all other
accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited.
Two areas can be selected, with 2-Kbyte granularity. An additional option bit
(PCROP_RDP) is used to select if the PCROP area is erased or not when the RDP
protection is changed from Level 1 to Level 0.
The whole non-volatile memory embeds the error correction code (ECC) feature supporting:
single error detection and correction
double error detection
address of the ECC fail can be read in the FLASH_ECCR register
3.5.2
Embedded SRAM
The devices feature up to 64 Kbytes of embedded SRAM, split in two blocks:
SRAM1: up to 32 Kbytes mapped at address 0x2000 0000
SRAM2: up to 32 Kbytes located at address 0x2000 8000 (contiguous to SRAM1), also
mirrored at 0x1000 0000, with hardware parity check (this SRAM can be retained in
Standby mode)
The SRAMs can be accessed in read/write with 0 wait states for all CPU clock speeds.
Backup registers
1Yes
Yes
NA(2)
No
No
NA(2)
2
Yes
Yes
NANANANA
SRAM2
1
Yes
Yes
Yes(2)
No
No
No(2)
2
Yes
Yes
Yes
NA
NA
NA
1. The option byte can be modified by the sub-GHz radio.
2. Erased when RDP changes from Level 1 to Level 0.
Table 3. Access status versus RDP level and execution mode (continued)
Area
RDP
level
User execution
Debug, boot from SRAM or boot from
system memory (loader)
Read
Write
Erase
Read
Write
Erase



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com