数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32WLE4JC 数据表(PDF) 128 Page - STMicroelectronics

部件名 STM32WLE4JC
功能描述  Multiprotocol LPWAN 32-bit Arm® Cortex®-M4 MCUs, LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32WLE4JC 数据表(HTML) 128 Page - STMicroelectronics

Back Button STM32WLE4JC Datasheet HTML 124Page - STMicroelectronics STM32WLE4JC Datasheet HTML 125Page - STMicroelectronics STM32WLE4JC Datasheet HTML 126Page - STMicroelectronics STM32WLE4JC Datasheet HTML 127Page - STMicroelectronics STM32WLE4JC Datasheet HTML 128Page - STMicroelectronics STM32WLE4JC Datasheet HTML 129Page - STMicroelectronics STM32WLE4JC Datasheet HTML 130Page - STMicroelectronics STM32WLE4JC Datasheet HTML 131Page - STMicroelectronics STM32WLE4JC Datasheet HTML 132Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 145 page
background image
Electrical characteristics
STM32WLE5/E4xx
128/145
DS13105 Rev 8
5.3.26
Communication interfaces characteristics
I2C interface characteristics
The I2C interface meets the timings requirements of the I2C-bus specification and user
manual rev. 03 for:
Standard-mode (Sm): bitrate up to 100 Kbit/s
Fast-mode (Fm): bitrate up to 400 Kbit/s
Fast-mode Plus (Fm+): bitrate up to 1 Mbit/s
The I2C timings requirements are guaranteed by design when the I2C peripheral is properly
configured (refer to the reference manual) and when the II2CCLK frequency is greater than
the minimum shown in the table below.
The SDA and SCL I/O requirements are met with the following restrictions:
The SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain,
the PMOS connected between the I/O pin and VDD is disabled, but is still present.
The 20 mA output drive requirement in Fast-mode Plus is partially supported. This
limits the maximum load Cload supported in Fast-mode Plus, given by these formulas:
–tr(SDA/SCL) = 0.8473 x Rp x Cload
–Rp(min) = [VDD - VOL(max)] / IOL(max)
where Rp is the I2C lines pull-up. Refer to Section 5.3.16: I/O port characteristics
for more details.
Table 88. IWDG min/max timeout period at 32 kHz (LSI)(1)
Prescaler divider
PR[2:0] bits
Min timeout (RL[11:0] = 0x000) Max timeout (RL[11:0] = 0xFFF) Unit
/4
0x0
0.125
512
ms
/8
0x1
0.250
1024
/16
0x2
0.500
2048
/32
0x3
1.0
4096
/64
0x4
2.0
8192
/128
0x5
4.0
16384
/256
0x6 or 0x7
8.0
32768
1. The exact timings still depend on the phasing of the APB interface clock versus the LSI clock, hence there is always a full
RC period of uncertainty.
Table 89. Minimum I2CCLK frequency in all I2C modes
Symbol
Parameter
Conditions
Min
Unit
f(I2CCLK)
I2CCLK frequency
Standard-mode
-
2
MHz
Fast-mode
Analog filter ON, DNF = 0
8
Analog filter OFF, DNF = 1
9
Fast-mode Plus
Analog filter ON, DNF = 0
18
Analog filter OFF, DNF = 1
16



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com