数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32WLE4JC 数据表(PDF) 133 Page - STMicroelectronics

部件名 STM32WLE4JC
功能描述  Multiprotocol LPWAN 32-bit Arm® Cortex®-M4 MCUs, LoRa®, (G)FSK, (G)MSK, BPSK, up to 256KB Flash, 64KB SRAM
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32WLE4JC 数据表(HTML) 133 Page - STMicroelectronics

Back Button STM32WLE4JC Datasheet HTML 129Page - STMicroelectronics STM32WLE4JC Datasheet HTML 130Page - STMicroelectronics STM32WLE4JC Datasheet HTML 131Page - STMicroelectronics STM32WLE4JC Datasheet HTML 132Page - STMicroelectronics STM32WLE4JC Datasheet HTML 133Page - STMicroelectronics STM32WLE4JC Datasheet HTML 134Page - STMicroelectronics STM32WLE4JC Datasheet HTML 135Page - STMicroelectronics STM32WLE4JC Datasheet HTML 136Page - STMicroelectronics STM32WLE4JC Datasheet HTML 137Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 145 page
background image
DS13105 Rev 8
133/145
STM32WLE5/E4xx
Electrical characteristics
133
JTAG/SWD characteristics
Unless otherwise specified, the parameters given in the table below are derived from tests
performed under the ambient temperature, fPCLKx frequency and supply voltage conditions
summarized in Table 25: General operating conditions, with the following configuration:
capacitive load C = 30 pF
measurement done at CMOS levels: 0.5 x VDD.
Refer to Section 5.3.16: I/O port characteristics for more details.
Table 93. Dynamic JTAG characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPP
1/tc(TCK)
TCK clock frequency
2.7 V < VDD < 3.6 V
-
-
33
MHz
1.8 V < VDD < 3.6 V
-
-
25
tisu(TMS)
TMS input setup time
-
0.5
-
-
ns
tih(TMS)
TMS input hold time
-
1
-
-
tisu(TDI)
TDI input setup time
-
1
-
-
tih(TDI)
TDI input hold time
-
2.5
-
-
tov(TDO)
TDO output valid time
2.7 V < VDD < 3.6 V
-
12
15
1.8 V< VDD < 3.6 V
-
12
20
toh(TDO)
TDO output hold time
-
10
-
-
Table 94. Dynamic SWD characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPP
1/tc(SWCLK)
SWCLK clock frequency
2.7 V < VDD < 3.6 V
-
-
58
MHz
1.8 < VDD < 3.6 V
-
-
41
tisu(SWDIO) SWDIO input setup time
-
1
-
-
ns
tih(SWDIO) SWDIO input hold time
-
2
-
-
tov(SWDIO) SWDIO output valid time
2.7 V < VDD < 3.6 V
-
15
17
1.8 V < VDD < 3.6 V
-
15
24
toh(SWDIO) SWDIO output hold time
-
9
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com