| 数据搜索系统,热门电子元器件搜索 |
|
STPMIC1APQR 数据表(PDF) 123 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC1APQR 数据表(HTML) 123 Page - STMicroelectronics |
|
123 / 140 page ![]() 6.7.6 NVM LDOs voltage output shadow register 1 (NVM_LDOS_VOUT_SHR1 Table 70. NVM_LDOS_VOUT_SHR1 7 6 5 4 3 2 1 0 SWOUT_BOOST_OVP reserved LDO3_VOUT[1:0] LDO2_VOUT[1:0] LDO1_VOUT[1:0] R/W R/W R/W R/W R/W R/W R/W R/W Address: 0xFD Type: read write register Default: depends on part number refer to Table 64. NVM shadow register map Description: NVM LDO1 to LDO3 default voltage output setting shadow register. [7] SWOUT_BOOST_OVP: 0: PWR_SW does not turn OFF if boost OVP occurs 1: PWR_SW is turned OFF automatically if Boost OVP occurs [6] reserved [5:4] LDO3_VOUT[1:0]: LDO3 default output selection 00: 1.8 V 01: 2.5 V 10: 3.3 V 11: VOUT[5:0] of Buck2 divided by 2 [3:2] LDO2_VOUT[1:0]: LDO2 default output selection 00: 1.8 V 01: 2.5 V 10: 2.9 V 11: 3.3 V [1:0] LDO1_VOUT[1:0]: LDO1 default output selection 00: 1.8 V 01: 2.5 V 10: 2.9 V 11: 3.3 V STPMIC1 NVM shadow registers DS12792 - Rev 7 page 123/140 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |