| 数据搜索系统,热门电子元器件搜索 |
|
ADPA1105ACGZN-R7 数据表(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADPA1105ACGZN-R7 数据表(HTML) 12 Page - Analog Devices |
|
12 / 16 page ![]() ADPA1105 Data Sheet Rev. 0 | Page 12 of 16 45 0 –6 24 PIN (dBm) 5 10 15 20 25 30 35 40 –1 4 9 14 19 1.6GHz 1.5GHz 1.4GHz 1.3GHz 1.2GHz 1.1GHz 1.0GHz 0.9GHz Figure 43. PDISS vs. PIN, Drain Bias Pulse Width = 100 μs at 10% Duty Cycle, TBASE = 85°C 45 0 –6 24 PIN (dBm) 5 10 15 20 25 30 35 40 –1 4 9 14 19 1.6GHz 1.5GHz 1.4GHz 1.3GHz 1.2GHz 1.1GHz 1.0GHz 0.9GHz Figure 44. PDISS vs. PIN, Drain Bias Pulse Width = 20 μs at 2% Duty Cycle, TBASE = 85°C 10 1 0.1 0.01 25 43 OUTPUT POWER (dBm) 27 29 31 33 35 37 39 41 +85°C +25°C –40°C Figure 45. Detector Voltage (VREF − VDET) vs. Output Power for Various Temperatures at 1.2 GHz 45 0 –6 24 PIN (dBm) 5 10 15 20 25 30 35 40 –1 4 9 14 19 1.6GHz 1.5GHz 1.4GHz 1.3GHz 1.2GHz 1.1GHz 1.0GHz 0.9GHz Figure 46. PDISS vs. PIN, Drain Bias Pulse Width = 200 μs at 20% Duty Cycle, TBASE = 85°C 45 0 –6 24 PIN (dBm) 5 10 15 20 25 30 35 40 –1 4 9 14 19 1.6GHz 1.5GHz 1.4GHz 1.3GHz 1.2GHz 1.1GHz 1.0GHz 0.9GHz Figure 47. PDISS vs. PIN, Drain Bias Pulse Width = 50 μs at 5% Duty Cycle, TBASE = 85°C 550 –50 VGG1 AND VGG2 (V) 0 50 100 150 200 250 300 350 500 450 400 Figure 48. IDQ vs. VGG1 and VGG2, VDD1 and VDD2 = 50 V, Representative of a Typical Device |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |