ADRF6614ACPZ-R7 datasheet(41/61 Pages) AD

41 / 61 page

Data Sheet

ADRF6614

Rev. 0 | Page 41 of 61

IFA_MAINBIAS

IFA_LINBIAS = 0

IFA_LINBIAS = 1

IFA_LINBIAS = 2

IFA_LINBIAS = 3

IFA_LINBIAS = 4

IFA_LINBIAS = 5

IFA_LINBIAS = 6

IFA_LINBIAS = 7

IFA_LINBIAS = 8

IFA_LINBIAS = 9

IFA_LINBIAS = 10

IFA_LINBIAS = 11

IFA_LINBIAS = 12

IFA_LINBIAS = 13

IFA_LINBIAS = 14

Figure 117. IIP3 vs. Main Bias (IFA_MAINBIAS) and Linearity Bias

(IFA_LINBIAS) Level at IF Frequency = 200 MHz

VGS PROGRAMMING

The ADRF6614 allows programmability for internal gate-to-

source voltages (VGS) for optimizing mixer performance over

the desired frequency bands. The ADRF6614 default VGS

setting is 0. Both channels of the ADRF6614 are programmed

together using the same VGS setting. Power conversion gain,

input IP3, input P1dB, and SSB noise figure can be optimized,

as shown in Figure 40, Figure 41, Figure 43, and Figure 44,

respectively.

LOW-PASS FILTER PROGRAMMING

The ADRF6614 allows programmability for the low-pass filter

terminating the mixer output. This filter blocks sum term mixing

products at the expense of some noise figure and gain and can

significantly increase input IP3. The ADRF6614 default LPF setting

is 0. Both channels of the ADRF6614 are programmed together

using the same LPF settings. Power conversion gain, input P1dB,

input IP3, and SSB noise figure can be optimized as shown in

Figure 42, Figure 45, Figure 46, and Figure 49, respectively.

ADRF6614ACPZ-R7 数据表(PDF) 41 Page - Analog Devices

ADRF6614ACPZ-R7 数据表(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载