ADRF6614ACPZ-R7 datasheet(9/61 Pages) AD

部件名	ADRF6614ACPZ-R7

功能描述	700 MHz to 3000 MHz, Dual Passive Receive Mixer with Integrated PLL and VCO

PDF	61 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

9 / 61 page

Data Sheet

ADRF6614

Rev. 0 | Page 9 of 61

DIGITAL LOGIC SPECIFICATIONS

Table 7.

Symbol

Description

Min

Typ

Max

Unit

tCLK

Serial clock period

tDS

Setup time between data and rising edge of SCLK

tDH

Hold time between data and rising edge of SCLK

Setup time between falling edge of CS and SCLK

Hold time between rising edge of CS and SCLK

tHIGH

Minimum period for SCLK to be in a logic high state

tLOW

Minimum period for SCLK to be in a logic low state

tACCESS

Maximum delay between falling edge of SCLK and output data Valid for a read operation

231

Maximum delay between CS deactivation and SDIO bus return to high impedance

tDS

tDH

tHIGH

tLOW

tCLK

DON'T CARE

D15

D14

D13

DON'T CARE

SCLK

SDIO

R/W

tACCESS

Figure 2. Setup and Hold Timing Measurements

ADRF6614ACPZ-R7 数据表(PDF) 9 Page - Analog Devices

ADRF6614ACPZ-R7 数据表(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载