24CS512 datasheet(11/66 Pages) MICROCHIP

11 / 66 page

 2018-2021 Microchip Technology Inc.

DS20005769C-page 11

24CS512

3.3.1

VALID DEVICE ADDRESS BYTE

INPUTS

The 24CS512 will respond to two different device type

identifiers, as well as two reserved host codes as

shown in Table 3-2.

3.3.1.1

Read/Write Select Bit

The eighth bit (bit 0) of the device address byte is the

Read/Write Select (R/W) bit. A read operation is initi-

ated if this bit is a logic ‘1’ and a write operation is initi-

ated if this bit is a logic ‘0’.

Upon the successful comparison of the device address

byte, the 24CS512 will respond. If a valid comparison

is not made, the device will not respond and will return

to a standby state.

TABLE 3-2:

TABLE OF VALID DEVICE ADDRESS BYTES

Access Region

Device Address

Byte Type

Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

512-Kbit EEPROM(1)

Device Type Identifier +

Hardware Address

R/W

Security Register(1,2)

R/W

Configuration Register(1,2)

R/W

Manufacturer Identification(3)

Reserved Host Code

111

R/W

High-Speed (HS) Mode(4)

001

Note 1: The hardware client address bits must be set to logic ‘0’ when using the SOT-23 package.

2: Accessing the Security or Configuration register is only possible if any sequence or command to the main

EEPROM (if one has been sent) has been properly terminated with a Stop condition. Without proper termi-

nation of the previous sequence, all communications with the Security or Configuration registers will not

execute successfully.

3: See Section 11.0 “Manufacturer Identification Register” for details.

4: See Section 8.0 “High-Speed Mode” for details.

24CS512 数据表(PDF) 11 Page - Microchip Technology

24CS512 数据表(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载