ADMV8818SCCZ-EP-R2 datasheet(5/36 Pages) AD

5 / 36 page

Enhanced Product

ADMV8818-EP

Rev. A | Page 5 of 36

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LOGIC (RST, CS, SCLK, SDI, SDO, SFL)

Logic Low

–0.3

+0.8

Logic High

1.2

3.3

3.6

When the insertion loss is less than −20 dB, PIN = 8 dBm per tone.

TIMING SPECIFICATIONS

Table 2.

Parameter

Min

Typ

Max

Unit

Test Conditions / Comments

RST low time to perform reset

SCLK cycle time (write)

SCLK cycle time (read)

2.5

SCLK high time

2.5

SCLK low time

CS falling edge to SCLK rising edge setup time

SCLK rising edge to CS hold time

Minimum CS high time for latching in data (for multiple SPI transactions)

CS rising edge to next SCLK rising edge ignore

SDI data setup time

t10

SDI data hold time

t11

SFL falling edge (exiting SFL mode) to CS falling edge time (start SPI transaction)

t12

CS rising edge (end SPI transaction) to SFL rising edge time (entering SFL mode)

t13

SFL rising edge to CS falling edge time

t14

CS cycle time (SFL mode)

t15

2.5

CS high time (SFL mode)

t16

2.5

CS low time (SFL mode)

t17

SCLK falling edge to SDO valid (load capacitance (CL) = 10 pF)

t18

SDO rise and fall time (CL = 10 pF)

t19

CS rising edge to SDO tristate (CL = 10 pF)

ADMV8818SCCZ-EP-R2 数据表(PDF) 5 Page - Analog Devices

ADMV8818SCCZ-EP-R2 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

数据表下载