数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

56F8335 数据表(PDF) 34 Page - Freescale Semiconductor, Inc

部件名 56F8335
功能描述  16-bit Digital Signal Controller
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

56F8335 数据表(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button 56F8335 Datasheet HTML 30Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 31Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 32Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 33Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 34Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 35Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 36Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 37Page - Freescale Semiconductor, Inc 56F8335 Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 160 page
background image
56F8335 Technical Data, Rev. 1
34
Freescale Semiconductor
Preliminary
Figure 3-4 Connecting an External Clock Signal Register
3.3 Registers
When referring to the register definitions for the OCCS in the 56F8300 Peripheral User Manual, use the
register definitions without the internal Relaxation Oscillator, since the 56F8335/56F8135 devices do
NOT contain this oscillator.
Part 4 Memory Map
4.1 Introduction
The 56F8335 and 56F8135 devices are 16-bit motor-control chips based on the 56800E core. These parts
use a Harvard-style architecture with two independent memory spaces for Data and Program. On-chip
RAM and Flash memories are used in both spaces.
This section provides memory maps for:
Program Address Space, including the Interrupt Vector Table
Data Address Space, including the EOnCE Memory and Peripheral Memory Maps
On-chip memory sizes for each device are summarized in Table 4-1. Flash memories’ restrictions are
identified in the “Use Restrictions” column of Table 4-1.
Note: Data Flash and Program RAM are NOT available on the 56F8135 device.
Table 4-1 Chip Memory Configurations
On-Chip Memory
56F8335
56F8135
Use Restrictions
Program Flash
64KB
64KB
Erase / Program via Flash interface unit and word writes to
CDBW
Data Flash
8KB
Erase / Program via Flash interface unit and word writes to
CDBW. Data Flash can be read via either CDBR or XDB2,
but not by both simultaneously
Program RAM
4KB
None
Data RAM
8KB
8KB
None
Program Boot Flash
8KB
8KB
Erase / Program via Flash Interface unit and word writes to
CDBW
XTAL
EXTAL
External
VSS
Clock
Note: When using an external clocking
source with this configuration, the input
“CLKMODE” should be high and COHL bit in
the OSCTL register should be set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com