56F8335 datasheet(14/160 Pages) FREESCALE

14 / 160 page

56F8335 Technical Data, Rev. 1

Freescale Semiconductor

Preliminary

Part 2 Signal/Connection Descriptions

2.1 Introduction

The input and output signals of the 56F8335 and 56F8135 are organized into functional groups, as detailed

in Table 2-2 and as illustrated in Figure 2-1. In Table 2-2, each table row describes the signal or signals

present on a pin.

Table 2-1 Functional Group Pin Allocations

Functional Group

Number of Pins in Package

56F8335

56F8135

Power (VDD or VDDA)

Power Option Control

Ground (VSS or VSSA)

Supply Capacitors1 & VPP

1. If the on-chip regulator is disabled, the VCAP pins serve as 2.5V VDD_CORE power inputs

PLL and Clock

Bus Control

Interrupt and Program Control

Pulse Width Modulator (PWM) Ports

Serial Peripheral Interface (SPI) Port 0

Serial Peripheral Interface (SPI) Port 1

—4

Quadrature Decoder Port 02

2. Alternately, can function as Quad Timer pins or GPIO

Quadrature Decoder Port 13

3. Pins in this section can function as Quad Timer, SPI 1, orGPIO

4—

Serial Communications Interface (SCI) Ports

CAN Ports

2—

Analog-to-Digital Converter (ADC) Ports

Timer Module Ports

JTAG/Enhanced On-Chip Emulation (EOnCE)

Temperature Sense

1—

Dedicated GPIO ( Address Bus = 11; Data Bus = 44)

4. EMI not functional in these packages; use as GPIO pins.

Note: See Table 1-1 for 56F8135 functional differences.

56F8335 数据表(PDF) 14 Page - Freescale Semiconductor, Inc

56F8335 数据表(HTML) 14 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载