 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADGM1304JCPZ-R2 数据表(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADGM1304JCPZ-R2 数据表(HTML) 7 Page - Analog Devices |
|
|
7 / 34 page  Data Sheet ADGM1304 Rev. G | Page 7 of 34 TIMING CHARACTERISTICS VDD = 3.0 V to 3.6 V, AGND = 0 V, RFGND = 0 V, all specifications TMIN to TMAX = 0°C to 85°C, unless otherwise noted. Table 2. Parameter Limit at TMIN, TMAX Unit Conditions/Comments t1 100 ns min Serial clock (SCLK) period t2 45 ns min SCLK high pulse width t3 45 ns min SCLK low pulse width t4 25 ns min Chip select (CS) falling edge to SCLK active edge t5 20 ns min Data setup time t6 20 ns min Data hold time t7 25 ns min SCLK active edge to CS rising edge t8 20 ns max CS falling edge to SDO data available t91 40 ns max SCLK falling edge to SDO data available t10 25 ns max CS rising edge to SDO returns to high impedance t11 100 ns min CS high time between SPI commands t12 25 ns min SCLK edge rejection to chip select (CS) falling edge t13 25 ns min CS rising edge to SCLK edge rejection 1 Measured with a 20 pF load. t9 determines the maximum SCLK frequency when SDO is used. t1 t2 t3 t4 t5 t8 t9 t10 t6 t7 R/W CS SCLK SDI SDO A6 A5 D2 D1 D0 0 0 1 D2 D1 D0 Figure 2. Addressable Mode Timing Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
