CBTL05024

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

Product data sheet

Rev. 4 — 27 March 2014

13 of 21

NXP Semiconductors

CBTL05024

High performance MUX/deMUX switch for Thunderbolt applications

9.5 Integrated LSRX buffer characteristics

9.6 Bias resistor characteristics

Table 19.

LSRX buffer characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

positive-going threshold voltage

0.9

1.1

1.24

V

0.8

0.9

1.02

V

negative-going threshold voltage

0.58

0.7

0.84

V

0.5

0.57

0.63

V

LOW-level output voltage

-

0.2

0.4

V

-

0.1

0.2

V

HIGH-level output voltage

2.5

--V

2.1

--V

propagation delay

-

2

10

ns

Table 20.

Characteristics of AUXIO+ pin in DP/DP++ mode

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

pull-down resistance

resistor R2;

AUXIO_EN = 1, TB_ENA = DP_PD = 0

68

85

102

k



Table 21.

Characteristics of AUXIO

 pin in DP/DP++ mode

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

pull-up resistance

resistor R3;

AUXIO_EN = 1, TB_ENA = DP_PD = 0

68

85

102

k



Table 22.

Characteristics of DPMLO

 pin in TB mode

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

pull-down resistance

resistor R1;

AUXIO_EN = TB_ENA = DP_PD = 1

0.81

1.2M



Table 23.

Characteristics of LSTX pin

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

pull-up resistance

resistor R4

7

8.75

10.5

k

