AM6412...ALV datasheet(143/244 Pages) TI

143 / 244 page

Table 7-50. GPIO Switching Characteristics

NO.

PARAMETER

DESCRIPTION

BUFFER TYPE

MIN

MAX

UNIT

GPIO2 tw(GPIO_OUT)

Pulse width, GPIOn_x

LVCMOS

0.975P(1) -

3.6

I2C OD FS

160

(1)

P = functional clock period in ns.

For more information, see General-Purpose Interface (GPIO) section in Peripherals chapter in the device TRM.

7.10.5.8 GPMC

For more details about features and additional description information on the device General-Purpose Memory

Controller, see the corresponding subsections within Signal Descriptions and Detailed Description sections.

Note

GPMC has one or more signals which can be multiplexed to more than one pin. Timing requirements

and switching characteristics defined in this section are only valid for specific pin combinations known

as IOSETs. Valid pin combinations or IOSETs for this interface is shown in Table 7-58.

Table 7-51 presents timing conditions for GPMC.

Table 7-51. GPMC Timing Conditions

PARAMETER

MIN

MAX UNIT

INPUT CONDITIONS

SRI

Input slew rate

1.65

V/ns

OUTPUT CONDITIONS

Output load capacitance

PCB CONNECTIVITY REQUIREMENTS

td(Trace Delay)

Propagation delay of each trace

133 MHz Synchronous Mode

140

360

All other modes

140

720

td(Trace Mismatch

Delay)

Propagation delay mismatch across all traces

200

For more information, see General-Purpose Memory Controller (GPMC) section in Peripherals chapter in the

device TRM.

7.10.5.8.1 GPMC and NOR Flash — Synchronous Mode

Table 7-52 and Table 7-53 present timing requirements and switching characteristics for GPMC and NOR Flash -

Synchronous Mode.

Table 7-52. GPMC and NOR Flash Timing Requirements — Synchronous Mode

see Figure 7-39, Figure 7-40, and Figure 7-43

NO.

PARAMETER

DESCRIPTION

MODE(5)

MIN

MAX

MIN

MAX

UNIT

GPMC_FCLK =

100 MHz(2)

GPMC_FCLK =

133 MHz(2)

F12 tsu(dV-clkH)

Setup time, input data

GPMC_AD[n:0](1) valid before

output clock GPMC_CLK high

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

1.81

1.12

not_div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

1.06

3.5

www.ti.com

AM6442, AM6441, AM6421, AM6412, AM6411

SPRSP56D – JANUARY 2021 – REVISED JULY 2022

Submit Document Feedback

143

Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411

AM6412...ALV 数据表(PDF) 143 Page - Texas Instruments

AM6412...ALV 数据表(HTML) 143 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM6412...ALV 数据表(PDF) 143 Page - Texas Instruments

AM6412...ALV 数据表(HTML) 143 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载