| 数据搜索系统,热门电子元器件搜索 |
|
AT24C01C 数据表(PDF) 15 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
AT24C01C 数据表(HTML) 15 Page - Microchip Technology |
|
15 / 45 page ![]() 5.5 Software Reset After an interruption in protocol, power loss or system Reset, any two‑wire device can be protocol reset by clocking SCL until SDA is released by the EEPROM and goes high. The number of clock cycles until SDA is released by the EEPROM will vary. The software Reset sequence should not take more than nine dummy clock cycles. Once the software Reset sequence is complete, new protocol can be sent to the device by sending a Start condition followed by the protocol. Refer to Figure 5-2 for an illustration. Figure 5-2. Software Reset SCL 9 Device is 8 3 2 1 SDA Dummy Clock Cycles SDA Released Software Reset by EEPROM In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device (see Power-Up Requirements and Reset Behavior). AT24C01C/AT24C02C Device Operation and Communication © 2018 Microchip Technology Inc. Datasheet DS20006111A-page 15 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |