CC2430-RTR1-F64 datasheet(99/234 Pages) TI

99 / 234 page

CC2430

CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A

Page 99 of 232

0000h

FFFFh

OVFL

Figure 20: Free-running mode

13.3.4 Modulo Mode

When the timer operates in modulo mode the

16-bit counter starts at 0x0000 and increments

at each active clock edge. When the counter

reaches the terminal count value held in

registers T1CC0H:T1CC0L, the counter is

reset to 0x0000 and continues to increment.

The flag T1CTL.OVFIF is set when the

terminal count value is reached. An interrupt

request is generated if the corresponding

interrupt mask bit TIMIF.OVFIM is set. The

modulo mode can be used for applications

where a period other then 0xFFFF is required.

The counter operation is shown in Figure 21.

0000h

T1CC0

OVFL

Figure 21: Modulo mode

13.3.5 Up/down Mode

In the up/down timer mode, the counter

repeatedly starts from 0x0000 and counts up

until the value held in T1CC0H:T1CC0L is

reached and then the counter counts down

until 0x0000 is reached as shown in Figure 22.

This timer mode is used when symmetrical

output pulses are required with a period other

than

0xFFFF,

and

therefore

allows

implementation of centre-aligned PWM output

applications. The flag T1CTL.OVFIF is not set

when the terminal count value is reached in

the up/down mode.

Clearing the counter by writing to T1CNTL will

also reset the count direction to the count up

from 0x0000 mode.

CC2430-RTR1-F64 数据表(PDF) 99 Page - Texas Instruments

CC2430-RTR1-F64 数据表(HTML) 99 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载