STLC2500ATR datasheet(7/37 Pages) STMICROELECTRONICS

7 / 37 page

STLC2500A

Electrical characteristics

7/37

2.3

I/O specifications

The I/Os comply with the EIA/JEDEC standard JESD8-B.

Note:

X is the source/sink current under worst-case conditions according to the drive capabilities

(see Chapter 6)

2.4

Clock specifications

The STLC2500A supports, on the same input pin, the system clock both as a sine wave

clock and as a digital clock (see

Table 14 for selection). The system clock section is powered

by VDD_CLD (G08 and H09). The voltage range for VDD_CLD is the same as for

VDD_IO_A.

Table 3.

DC input specification (all digital I/Os except system clock)

Symbol

Parameter

Min.

Typ.

Max.

Unit

VIL

Low Level input voltage

0.35 *

VDD_IO_x

VIH

High Level input voltage

0.65 *

VDD_IO_x

Vhyst

Schmitt trigger hysteresis

0.4

0.5

0.6

Table 4.

DC output specification

Symbol

Parameter

Min.

Typ.

Max.

Unit

VOL

Low Level output voltage

Id = X mA

0.15

VOH

High Level output voltage

Id = X mA

VDD_IO_x

- 0.15

Table 5.

System clock supported frequencies

Symbol

Parameter

Values

Unit

FIN

Clock input frequency list

13, 26, 19.2, 38.4

MHz

Table 6.

System clock overall specifications

Symbol

Parameter

Min.

Typ.

Max.

Unit

FINTOL

Tolerance on input frequency

-20

ppm

STLC2500ATR 数据表(PDF) 7 Page - STMicroelectronics

STLC2500ATR 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表下载

链接网址

STLC2500ATR 数据表(PDF) 7 Page - STMicroelectronics

STLC2500ATR 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表 下载

链接网址

数据表下载