数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4AL...ALZQ1 数据表(PDF) 104 Page - Texas Instruments

部件名 TDA4AL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4AL...ALZQ1 数据表(HTML) 104 Page - Texas Instruments

Back Button TDA4AL...ALZQ1 Datasheet HTML 100Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 101Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 102Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 103Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 104Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 105Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 106Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 107Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 108Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 251 page
background image
7.5 Operating Performance Points
This section describes the operating conditions of the device. This section also contains the description of each
Operating Performance Point (OPP) for processor clocks and device core clocks.
Table 7-1 describes the maximum supported frequency per speed grade for the device.
Table 7-1. Speed Grade Maximum Frequency
DEVICE
MAXIMUM FREQUENCY (MHz)
A72SS0
C71SS0/1
R5FSS0/1
MCU_
R5SS0
GPU
CBASS0
VPAC
DMPAC
VENCDEC
DMSC
LPDDR4
T
2000
1000
1000
1000
800
500
720(1)
520(1)
550
(480MP/s)
333
4266 MT/
s(2)
N
1600
750
1000
1000
800
500
600 (1)
433 (1)
275
(240MP/s)
333
3733 MT/s
(2)
H
1200
500
1000
1000
800
500
600 (1)
300 (1)
275 (240
MP/s)
333
3200 MT/s
(2)
(1)
Max VPAC and DMPAC speeds not available concurrently due to PLL sharing (max combinations are 720/480 and 650/520 for
VPAC/DMPAC, respectively.
(2)
Maximum DDR Frequency will be limited based on the specific memory type (vendor) used in a system and by PCB implementation.
TI strongly recommends all designs to follow the TI LPDDR4 EVM PCB layout exactly in every detail (routing, spacing, vias/backdrill,
PCB material, etc.) in order to achieve the full specified clock frequency. Refer to the Jacinto 7 DDR Board Design and Layout
Guidelines for details.
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
104
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com