数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P80C32 数据表(PDF) 16 Page - NXP Semiconductors

部件名 P80C32
功能描述  80C51 8-bit microcontroller family 4K/8K/16K/32K ROM/OTP 128B/256B RAM low voltage 2.7 to 5.5 V, low power, high speed 30/33 MHz
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

P80C32 数据表(HTML) 16 Page - NXP Semiconductors

Back Button P80C32 Datasheet HTML 12Page - NXP Semiconductors P80C32 Datasheet HTML 13Page - NXP Semiconductors P80C32 Datasheet HTML 14Page - NXP Semiconductors P80C32 Datasheet HTML 15Page - NXP Semiconductors P80C32 Datasheet HTML 16Page - NXP Semiconductors P80C32 Datasheet HTML 17Page - NXP Semiconductors P80C32 Datasheet HTML 18Page - NXP Semiconductors P80C32 Datasheet HTML 19Page - NXP Semiconductors P80C32 Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 62 page
background image
Philips Semiconductors
Product data
P80C3xX2; P80C5xX2;
P87C5xX2
80C51 8-bit microcontroller family
4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),
low power, high speed (30/33 MHz)
2003 Jan 24
16
IT0
BIT
SYMBOL
FUNCTION
TCON.7
TF1
Timer 1 overflow flag. Set by hardware on Timer/Counter overflow.
Cleared by hardware when processor vectors to interrupt routine, or clearing the bit in software.
TCON.6
TR1
Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off.
TCON.5
TF0
Timer 0 overflow flag. Set by hardware on Timer/Counter overflow.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
TCON.4
TR0
Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter on/off.
TCON.3
IE1
Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
TCON.2
IT1
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered
external interrupts.
TCON.1
IE0
Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
TCON.0
IT0
Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level
triggered external interrupts.
SU01516
IE0
IT1
IE1
TR0
TF0
TR1
TF1
Bit Addressable
TCON
Address = 88H
Reset Value = 00H
76
54
321
0
Figure 3. Timer/Counter 0/1 Control (TCON) Register
TLn
(8 Bits)
TFn
Interrupt
Control
C/T = 0
C/T = 1
THn
(8 Bits)
Reload
INTn Pin
Timer n
Gate bit
TRn
SU01619
OSC
÷ d*
Tn Pin
*d = 6 in 6-clock mode; d = 12 in 12-clock mode.
Figure 4. Timer/Counter 0/1 Mode 2: 8-Bit Auto-Reload



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com