P80C32 datasheet(31/62 Pages) PHILIPS

31 / 62 page

Philips Semiconductors

Product data

P80C3xX2; P80C5xX2;

P87C5xX2

80C51 8-bit microcontroller family

4K/8K/16K/32K ROM/OTP, low voltage (2.7 to 5.5 V),

low power, high speed (30/33 MHz)

2003 Jan 24

SCON Address = 98H

Reset Value = 0000 0000B

SM0/FE

SM1

SM2

REN

TB8

RB8

Bit Addressable

(SMOD0 = 0/1)*

Symbol

Position

Function

SCON.7

Framing Error bit. This bit is set by the receiver when an invalid stop bit is detected. The FE bit is not

cleared by valid frames but should be cleared by software. The SMOD0 bit must be set to enable

access to the FE bit.*

SM0

SCON.7

Serial Port Mode Bit 0, (SMOD0 must = 0 to access bit SM0)

SM1

SCON.6

Serial Port Mode Bit 1

SM2

SCON.5

Enables the Automatic Address Recognition feature in Modes 2 or 3. If SM2 = 1 then Rl will not be set

unless the received 9th data bit (RB8) is 1, indicating an address, and the received byte is a Given or

Broadcast Address. In Mode 1, if SM2 = 1 then Rl will not be activated unless a valid stop bit was

received, and the received byte is a Given or Broadcast Address. In Mode 0, SM2 should be 0.

REN

SCON.4

Enables serial reception. Set by software to enable reception. Clear by software to disable reception.

TB8

SCON.3

The 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.

RB8

SCON.2

In modes 2 and 3, the 9th data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that

was received.

In Mode 0, RB8 is not used.

SCON.1

Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of

the stop bit in the other modes, in any serial transmission. Must be cleared by software.

SCON.0

Receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the

stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by

software.

NOTES:

*SMOD0 is located at PCON.6.

**fOSC = oscillator frequency

SU01628

7654

321

SM0

SM1

Mode

Description

Baud Rate**

shift register

fOSC/12 (12-clk mode) or fOSC/6 (6-clk mode)

8-bit UART

variable

9-bit UART

fOSC/64 or fOSC/32 or fOSC/16 (6-clock mode) or

fOSC/32 (12-clock mode)

9-bit UART

variable

Figure 18. SCON: Serial Port Control Register

P80C32 数据表(PDF) 31 Page - NXP Semiconductors

P80C32 数据表(HTML) 31 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载