数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD5378ABC 数据表(PDF) 9 Page - Analog Devices

部件名 AD5378ABC
功能描述  32-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage Output DAC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5378ABC 数据表(HTML) 9 Page - Analog Devices

Back Button AD5378ABC Datasheet HTML 5Page - Analog Devices AD5378ABC Datasheet HTML 6Page - Analog Devices AD5378ABC Datasheet HTML 7Page - Analog Devices AD5378ABC Datasheet HTML 8Page - Analog Devices AD5378ABC Datasheet HTML 9Page - Analog Devices AD5378ABC Datasheet HTML 10Page - Analog Devices AD5378ABC Datasheet HTML 11Page - Analog Devices AD5378ABC Datasheet HTML 12Page - Analog Devices AD5378ABC Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
Preliminary Technical Data
AD5378
Rev. PrA | Page 9 of 28
PARALLEL INTERFACE
VCC = 2.7 V to 5.5 V; VDD = 11.4 V to 16.5 V; VSS = −11.4 V to −16.5 V; AGND = DGND = DUTGND = 0 V; VREF(+) = +5 V;
VREF(−) = −3.5 V, FIFOEN = 0 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 6.
Parameter1, ,
2 3
Limit at TMIN to TMAX
Unit
Description
t0
4.5
ns min
REG0, REG1, Address to WR Rising Edge Setup Time.
t1
4.5
ns min
REG0, REG1, Address to WR Rising Edge Hold Time.
t2
10
ns min
CS Pulse Width Low.
t3
10
ns min
WR Pulse Width Low.
t4
0
ns min
CS to WR Falling Edge Setup Time.
t5
0
ns min
WR to CS Rising Edge Hold Time.
t6
4.5
ns min
Data to WR Rising Edge Setup Time.
t7
4.5
ns min
Data to WR Rising Edge Hold Time.
t8
20
ns min
WR Pulse Width High.
t9
240
ns min
Minimum WR Cycle Time (Single-Channel Write).
t104
0/30
ns min/max
WR Rising Edge to BUSY Falling Edge.
t114
330
ns max
BUSY Pulse Width Low (Single-Channel Update). See Table 11.
t12
0
ns min
BUSY Rising Edge to WR Rising Edge.
t13
30
ns min
WR Rising Edge to LDAC Falling Edge.
t14
20
ns min
LDAC Pulse Width Low.
t154
150
ns typ
BUSY Rising Edge to DAC Output Response Time.
t16
20
ns min
LDAC Rising Edge to WR Rising Edge.
t17
0
ns min
BUSY Rising Edge to LDAC Falling Edge.
t18
100
ns typ
LDAC Falling Edge to DAC Output Response Time.
t19
20/30
µs typ/ max
DAC Output Settling Time.
t20
10
ns min
CLR Pulse Width Low.
t21
350
ns max
CLR/RESET Pulse Activation Time.
t22
10
ns min
RESET Pulse Width Low.
t23
120
µs max
RESET Time Indicated by BUSY
Low.
1 Guaranteed by design and characterization; not production tested.
2 All input signals are specified with tr = tf = 2 ns (10% to 90% of VCC) and timed from a voltage level of 1.2 V.
3 See
.
Figure 6
4 Measured with load circuit in Figure 2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com