| 数据搜索系统,热门电子元器件搜索 |
|
R2000 数据表(PDF) 61 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
R2000 数据表(HTML) 61 Page - List of Unclassifed Manufacturers |
|
61 / 75 page ![]() Indy® R2000 Electrical, Mechanical, & Thermal Specification Revision 2.0, Copyright © 2015, Impinj, Inc. 61 Addr. Name R/W Bit Description Reset Type Comment 416 ANA_CTRL7 R/W 14:10 9:5 4:0 pa_mid_match pa_bufbias pa_drvbias h410F Analog control signals. pa_mid_match sets the PA driver load center frequency, default setting is h10. pa_bufbias sets the PA buffer bias, default setting is hF. pa_drvbias sets the PA driver bias, default setting is h8. 417 ANA_CTRL8 R/W 7:5 4:0 vco_band pa_pabias h01A7 Analog control signals. vco_band setting: 0 = Maximum frequency 7 = Minimum frequency pa_pabias sets the bias of the PA output stage, default setting in SSB mode is hD and default setting in PSK is h7. 418 ANA_CTRL9 R/W 8:0 vco_bias h0000 Analog control signals. vco_bias setting: 0x0 = Minimum current 0x100 = Maximum current 419 ANA_CTRL10 R/W 13:4 3:2 1:0 pll_r pll_inv pll_reset h0184 Analog control signals. pll_r is the divider ratio of the R-divider in the PLL. pll_inv setting: 0 = test mode 1 = normal mode 2 = inverted feedback loop pll_reset decides the width of the charge pump pulse. Pll_reset setting: 00 = max width 11 = min width 41a ANA_CTRL11 R/W 15:8 7:0 dac1_data dac0_data h0000 Analog control signals. Input value to AUX DAC 1 and 0 respectively. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |