数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSPIC30F 数据表(PDF) 122 Page - Microchip Technology

部件名 DSPIC30F
功能描述  High-Performance Digital Signal Controllers
PDF  220 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

DSPIC30F 数据表(HTML) 122 Page - Microchip Technology

Back Button DSPIC30F Datasheet HTML 118Page - Microchip Technology DSPIC30F Datasheet HTML 119Page - Microchip Technology DSPIC30F Datasheet HTML 120Page - Microchip Technology DSPIC30F Datasheet HTML 121Page - Microchip Technology DSPIC30F Datasheet HTML 122Page - Microchip Technology DSPIC30F Datasheet HTML 123Page - Microchip Technology DSPIC30F Datasheet HTML 124Page - Microchip Technology DSPIC30F Datasheet HTML 125Page - Microchip Technology DSPIC30F Datasheet HTML 126Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 220 page
background image
dsPIC30F5011/5013
DS70116C-page 120
Preliminary
 2004 Microchip Technology Inc.
18.3.6
SLAVE FRAME SYNC OPERATION
When the DCI module is operating as a frame sync
slave (COFSD = 1), data transfers are controlled by the
Codec device attached to the DCI module. The
COFSM control bits control how the DCI module
responds to incoming COFS signals.
In the Multi-Channel mode, a new data frame transfer
will begin one CSCK cycle after the COFS pin is sam-
pled high (see Figure 18-2). The pulse on the COFS
pin resets the frame sync generator logic.
In the I2S mode, a new data word will be transferred
one CSCK cycle after a low-to-high or a high-to-low
transition is sampled on the COFS pin. A rising or fall-
ing edge on the COFS pin resets the frame sync
generator logic.
In the AC-Link mode, the tag slot and subsequent data
slots for the next frame will be transferred one CSCK
cycle after the COFS pin is sampled high.
The COFSG and WS bits must be configured to pro-
vide the proper frame length when the module is oper-
ating in the Slave mode. Once a valid frame sync pulse
has been sampled by the module on the COFS pin, an
entire data frame transfer will take place. The module
will not respond to further frame sync pulses until the
data frame transfer has completed.
FIGURE 18-2:
FRAME SYNC TIMING, MULTI-CHANNEL MODE
FIGURE 18-3:
FRAME SYNC TIMING, AC-LINK START OF FRAME
FIGURE 18-4:
I2S INTERFACE FRAME SYNC TIMING
CSCK
CSDI/CSDO
COFS
MSB
LSB
Tag
MSb
BIT_CLK
CSDO or CSDI
SYNC
Tag
bit 14
S12
LSb
S12
bit 1
S12
bit 2
Tag
bit 13
MSB
LSB MSB
LSB
CSCK
CSDI or CSDO
WS
Note:
A 5-bit transfer is shown here for illustration purposes. The I2S protocol does not specify word length - this will
be system dependent.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com