TMD3721 datasheet(20/89 Pages) AMSCO

20 / 89 page

Datasheet, Public

Page 19

[v3-00] 2023-May-26

Document Feedback

TMD3721 − Detailed Description

I²C Protocol

The device uses I²C serial communication protocol for

communication. The device supports 7-bit chip addressing and

both standard and fast clock frequency modes. Read and write

transactions comply with the standard set by Philips (now NXP).

Internal to the device, an 8-bit buffer stores the register address

location of the desired byte to read or write. This buffer

auto-increments upon each byte transfer and is retained

between transaction events (i.e. valid even after the master

issues a STOP command and the I²C bus is released). During

consecutive Read transactions, the future/repeated I²C Read

transaction may omit the memory address byte normally

following the chip address byte; the buffer retains the last

I²C Write Transaction

A Write transaction consists of a START, CHIP-ADDRESSWRITE,

byte (9TH clock pulse) the slave places an ACKNOWLEDGE/

NOT-ACKNOWLEDGE (ACK/NACK) on the bus. If NACK is

transmitted by the slave, the master may issue a STOP.

I²C Read Transaction

A Read transaction consists of a START, CHIP-ADDRESSWRITE,

and STOP. Following all but the final byte the master places an

ACK on the bus (9TH clock pulse). Termination of the Read

transaction is indicated by a NACK being placed on the bus by

the master, followed by STOP.

Alternately, if the previous I²C transaction was a Read, the

internal register address buffer is still valid, allowing the

transaction to proceed without “re”-specifying the register

address. In this case the transaction consists of a START,

CHIP-ADDRESSREAD, DATA BYTE(S), and STOP. Following all but

the final byte the master places an ACK on the bus (9th clock

pulse). Termination of the Read transaction is indicated by a

NACK being placed on the bus by the master, followed by STOP.

The I²C bus protocol was developed by Philips (now NXP). For

a complete description of the I²C protocol, please review the

NXP I²C design specification at:

https://www.i2c-bus.org/references/

I²C Timing Characteristics

The timing parameters are specified by design and

characterization and are not production tested unless

otherwise noted. All parameters are measured with VDD=1.8V

and TA= 25°C unless otherwise noted.

TMD3721 数据表(PDF) 20 Page - ams AG

TMD3721 数据表(HTML) 20 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

数据表下载