| 数据搜索系统,热门电子元器件搜索 |
|
M58BW16F 数据表(PDF) 41 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M58BW16F 数据表(HTML) 41 Page - STMicroelectronics |
|
41 / 81 page ![]() M58BW16F, M58BW32F Status Register 41/81 5.3 Erase Status (Bit 5) The Erase Status bit can be used to identify if the memory has failed to verify that the block has erased correctly. The Erase Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). When the Erase Status bit is set to ‘0’, the memory has successfully verified that the block has erased correctly. When the Erase Status bit is set to ‘1’, the Program/Erase Controller has applied the maximum number of pulses to the block and still failed to verify that the block has erased correctly. Once set to ‘1’, the Erase Status bit can only be reset to ‘0’ by a Clear Status Register command or a hardware reset. If set to ‘1’ it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail. 5.4 Program/ Write to Buffer and Program Status (Bit 4) The Program/Write to Buffer and Program Status bit is used to identify a Program failure or a Write to Buffer and Program failure. Bit4 should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). When bit 4 is set to ‘0’ the memory has successfully verified that the device has programmed correctly. When bit 4 is set to ‘1’ the device has failed to verify that the data has been programmed correctly. Once set to 1’, the Program Status bit can only be reset to ‘0’ by a Clear Status Register command or a hardware reset. If set to ‘1’ it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail. 5.4.1 PEN Status (Bit 3) The PEN Status bit can be used to identify if a program or erase operation has been attempted when PEN is Low, VIL. When Bit 3 is set to ‘0’ no program or erase operations have been attempted with PEN Low, VIL, since the last Clear Status Register command, or hardware reset. When Bit 3 is set to ‘1’ a program or erase operation has been attempted with PEN Low, VIL. Once set to ‘1’, Bit 3 can only be reset by an Clear Status Register command or a hardware reset. If set to ‘1’ it should be reset before a new program or erase command is issued, otherwise the new command will appear to fail. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |