数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MP3326 数据表(PDF) 7 Page - Monolithic Power Systems

部件名 MP3326
功能描述  16 Channels, 50mA/Ch, LED Driver with Separated PWM Analog Dimming and I2C Interface
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MPS [Monolithic Power Systems]
网页  http://www.monolithicpower.com
标志 MPS - Monolithic Power Systems

MP3326 数据表(HTML) 7 Page - Monolithic Power Systems

Back Button MP3326 Datasheet HTML 3Page - Monolithic Power Systems MP3326 Datasheet HTML 4Page - Monolithic Power Systems MP3326 Datasheet HTML 5Page - Monolithic Power Systems MP3326 Datasheet HTML 6Page - Monolithic Power Systems MP3326 Datasheet HTML 7Page - Monolithic Power Systems MP3326 Datasheet HTML 8Page - Monolithic Power Systems MP3326 Datasheet HTML 9Page - Monolithic Power Systems MP3326 Datasheet HTML 10Page - Monolithic Power Systems MP3326 Datasheet HTML 11Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 36 page
background image
MP3326
– 16-CHANNEL LED DRIVER WITH I2C AND SEPARATED PDIM/ADIM
MP3326 Rev. 1.0
www.MonolithicPower.com
7
1/4/2021
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2021 MPS. All Rights Reserved.
ELECTRICAL CHARACTERISTICS (continued)
VIN = 5V, VEN = 3.5V, TJ = 25°C, unless otherwise noted.
Parameter
Symbol
Condition
Min
Typ
Max
Units
LED string open-load
protection time
tLEDO
VLEDX < 100mV
4
ms
LED string open-load
protection hiccup time
tSLP_HICCUP
1
ms
LED string open-load
protection hiccup detection
time
VSLP_DET
32
μs
Thermal shutdown threshold
(5)
TST
170
Thermal shutdown
hysteresis (5)
TST_HYS
20
I2C Interface
Input logic low
VIL
0
0.4
V
Input logic high
VIH
1.3
V
Output logic low
VOL
ILOAD = 3mA
0.4
V
SCL clock frequency
fSCL
1200
kHz
SCL high time
tHIGH
0.32
μs
SCL low time
tLOW
0.12
μs
Data set-up time
tSU_DAT
10
ns
Data hold time
tHD_DAT
0
0.15
μs
Repeated start set-up time
tSU_STA
0.16
μs
Hold time for start
tHD_STA
0.16
μs
Stop condition set-up time
tSU_STO
0.16
μs
SCL rise time after a
repeated start condition and
an acknowledge bit
tRCL1
20
160
ns
SCL rise
tRCL
20
80
ns
SCL fall time
tFCL
20
80
ns
SDA rise time
tRDA
20
160
ns
SDA fall time
tFDA
20
160
ns
Pulse width of suppressed
spike
tSP
0
10
ns
Capacitance bus for each
bus line
CB
400
pF
Note:
5) Not tested in production. Guaranteed by characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com