数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

UPD720100AGM-8EY-A 数据表(PDF) 10 Page - Renesas Technology Corp

部件名 UPD720100AGM-8EY-A
功能描述  MOS INTEGRATED CIRCUIT
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

UPD720100AGM-8EY-A 数据表(HTML) 10 Page - Renesas Technology Corp

Back Button UPD720100AGM-8EY-A Datasheet HTML 6Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 7Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 8Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 9Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 10Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 11Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 12Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 13Page - Renesas Technology Corp UPD720100AGM-8EY-A Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 34 page
background image
Data Sheet S15535EJ3V0DS
8
µPD720100A
1.
PIN INFORMATION
(1/2)
Pin Name
I/O
Buffer Type
Active
Level
Function
AD (31 : 0)
I/O
5 V PCI I/O
PCI “AD [31 : 0]” signal
CBE (3 : 0)0
I/O
5 V PCI I/O
PCI “C/BE [3 : 0]” signal
PAR
I/O
5 V PCI I/O
PCI “PAR” signal
FRAME0
I/O
5 V PCI I/O
PCI “FRAME#” signal
IRDY0
I/O
5 V PCI I/O
PCI “IRDY#” signal
TRDY0
I/O
5 V PCI I/O
PCI “TRDY#” signal
STOP0
I/O
5 V PCI I/O
PCI “STOP#” signal
IDSEL
I
5 V PCI Input
PCI “IDSEL” signal
DEVSEL0
I/O
5 V PCI I/O
PCI “DEVSEL#” signal
REQ0
O
5 V PCI Output
PCI “REQ#” signal
GNT0
I
5 V PCI Input
PCI “GNT#” signal
PERR0
I/O
5 V PCI I/O
PCI “PERR#” signal
SERR0
O
5 V PCI N-ch Open Drain
PCI “SERR#” signal
INTA0
O
5 V PCI N-ch Open Drain
Low
PCI “INTA#” signal
INTB0
O
5 V PCI N-ch Open Drain
Low
PCI “INTB#” signal
INTC0
O
5 V PCI N-ch Open Drain
Low
PCI “INTC#” signal
PCLK
I
5 V PCI Input
PCI “CLK” signal
VBBRST0
I
5 V PCI Input
Low
Hardware Reset for Chip
CRUN0
I/O
5 V PCI I/O
PCI “CLKRUN#” signal
PME0
O
5 V PCI N-ch Open Drain
Low
PCI “PME#” signal
VCCRST0
I
5 V tolerant Input
Low
RESET for Power Management
SMI0
O
5 V tolerant N-ch Open Drain
Low
System management interrupt output
PIN_EN
I
5 V tolerant Input
High
PCI Interface enable
XT1/SCLK
I
Input
System clock input or Oscillator In
XT2
O
Output
Oscillator Out
DP (5 : 1)
I/O
USB high speed D+I/O
USB’s high speed D+ signal
DM (5 : 1)
I/O
USB high speed D
−I/O
USB’s high speed D
− signal
RSDP (5 : 1)
O
USB full speed D+ O
USB’s full speed D+ signal
RSDM (5 : 1)
O
USB full speed D
− O
USB’s full speed D
− signal
OCI (5 : 1)
I (I/O)
5 V tolerant Input
Low
USB Root Hub Port’s overcurrent status input
PPON (5 : 1)
O (I/O)
5 V tolerant Output
High
USB Root Hub Port’s power supply control output
LEGC
I (I/O)
Input
High
Legacy support switch
IRI1
I (I/O)
5 V tolerant Input
High
INT input from keyboard
IRI2
I (I/O)
5 V tolerant Input
High
INT input from mouse
IRO1
O
5 V tolerant Output
High
INT output from keyboard
IRO2
O
5 V tolerant Output
High
INT output from mouse
A20S
O
5 V tolerant 3-state Output
GateA20 State output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com