数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RT9758 数据表(PDF) 3 Page - Richtek Technology Corporation

部件名 RT9758
功能描述  High Voltage Smart Cap Divider and Direct Charge Charger
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RICHTEK [Richtek Technology Corporation]
网页  http://www.richtek.com
标志 RICHTEK - Richtek Technology Corporation

RT9758 数据表(HTML) 3 Page - Richtek Technology Corporation

  RT9758 Datasheet HTML 1Page - Richtek Technology Corporation RT9758 Datasheet HTML 2Page - Richtek Technology Corporation RT9758 Datasheet HTML 3Page - Richtek Technology Corporation RT9758 Datasheet HTML 4Page - Richtek Technology Corporation RT9758 Datasheet HTML 5Page - Richtek Technology Corporation RT9758 Datasheet HTML 6Page - Richtek Technology Corporation RT9758 Datasheet HTML 7Page - Richtek Technology Corporation RT9758 Datasheet HTML 8Page - Richtek Technology Corporation RT9758 Datasheet HTML 9Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 61 page
background image
RT9758
Copyright © 2023 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS9758-03
May 2023
www.richtek.com
3
Pin No.
Pin Name
I/O
Pin Function
D3
BST1
P
Charge pump for gate drive. Connect a 22nF capacitor between
BST1 and CFH1.
D5
EN
DI
Device enable control pin. Pull high to disable device. I2C is still
available when EN pin is pull high.
D6
INT
DO
Open drain interrupt output. Connect to pull-up voltage via 10k
pull-up resistor. Normally high, when event happen, INT pin sends
a 256
s low pulse to system.
E1
WRX_OK
P
Push-pull structure. When WRX_IN over then WRX_INSERT level,
this pin will pull high to inform system.
E3, F3
CFH1
P
Flying capacitor positive node. Two 22
F capacitors must be
connected to CFL1 and CFH1 and placed as close as possible to
the device. These pins must be connected together on the PCB.
E5, F5
CFL1
P
Flying capacitor negative node. Two 22
F capacitors must be
connected to CFL1 and CFH1 and placed as close as possible to
the device. These pins must be connected together on the PCB.
F1
SYNC
AIO
Push-pull structure. Master device's sync pin connect to slave
device's sync pin. Let pin floating in standalone mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com