AD9549 datasheet(4/78 Pages) AD

4 / 78 page

AD9549

Preliminary Technical Data

Rev. PrA | Page 4 of 78

Single-Ended CMOS Output................................................ 46

Frequency Slew Limiter............................................................. 46

Frequency Estimator.................................................................. 47

Status and Warnings .................................................................. 48

Status Pins ............................................................................... 48

Reference Monitor Status ...................................................... 49

Default DDS Output Frequency on Power-Up .................. 49

Interrupt Request (IRQ)........................................................ 49

Power-On Reset.......................................................................... 51

AD9549 Power Up and Programming Sequence................... 51

Power Management........................................................................ 52

3.3V Supplies............................................................................... 52

1.8V Supplies............................................................................... 52

Serial Control Port.......................................................................... 53

Serial Control Port Pin Descriptions....................................... 53

Operation of Serial Control Port.............................................. 53

Framing a Communication Cycle with CSB ...................... 53

Communication Cycle—Instruction Plus Data ................. 53

Write......................................................................................... 53

Read ......................................................................................... 54

The Instruction Word (16 Bits)................................................ 54

MSB/LSB First Transfers ........................................................... 54

I/O Register Map ............................................................................ 58

1 Types of Registers:................................................................ 65

I/O Register Description ............................................................... 66

Serial Port Configuration (0000 – 0005)............................. 66

Power Down and Reset ......................................................... 66

System Clock........................................................................... 67

Digital PLL Control and Dividers........................................ 68

Digital PLL Loop Filter.......................................................... 69

Free-Run (Single-Tone) Mode.............................................. 70

Reference Selector / Holdover .............................................. 70

Doubler and Output Drivers ................................................ 71

Monitor.................................................................................... 72

Calibration (User Accessible Trim) ..................................... 75

Harmonic Spur Reduction.................................................... 77

Outline Dimensions ....................................................................... 78

Ordering Guide............................................................................... 78

AD9549 数据表(PDF) 4 Page - Analog Devices

AD9549 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载