AD9549 datasheet(12/78 Pages) AD

12 / 78 page

AD9549

Preliminary Technical Data

Rev.

PrA | Page 12 of 78

DIGITAL TIMING SPECIFICATIONS

Time Required to Enter Power Down

Time Req’d to Recover from Power Down

S0-4 Config Setup Time During Reset

Time S0-4 must be present before falling

edge of signal on RESET pin.

S0-4 Config Hold Time During Reset

Time S0-4 must be held after falling edge

of signal on RESET pin.

Reset assert to S0-4 High-Z Time

Time from rising edge of RESET to High Z

on S0-4 configuration pins.

Reset deassert to S0-4 Low-Z time

Time from falling edge of RESET to Low-Z

on S0-4 configuration pins.

CS to SCLK Setup Time

TBD

Period of SCLK

TDSU (Serial Data Setup Time)

TBD

TDHD (Serial Data Hold Time)

TBD

TDV (Data Valid Time)

TBD

PROPAGATION DELAY

FDBK to HSTL Output Driver

FDBK to HSTL Output Driver with 2x

Frequency Multiplier Enabled

FDBK to HSTL Output Driver with 2x

Frequency Multiplier Enabled

FDBK to CMOS Output Driver

FDBK through S-Divider to CMOS Output

Driver

AD9549 数据表(PDF) 12 Page - Analog Devices

AD9549 数据表(HTML) 12 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载