数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7538Q 数据表(PDF) 18 Page - STMicroelectronics

部件名 ST7538Q
功能描述  FSK power line transceiver
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7538Q 数据表(HTML) 18 Page - STMicroelectronics

Back Button ST7538Q Datasheet HTML 14Page - STMicroelectronics ST7538Q Datasheet HTML 15Page - STMicroelectronics ST7538Q Datasheet HTML 16Page - STMicroelectronics ST7538Q Datasheet HTML 17Page - STMicroelectronics ST7538Q Datasheet HTML 18Page - STMicroelectronics ST7538Q Datasheet HTML 19Page - STMicroelectronics ST7538Q Datasheet HTML 20Page - STMicroelectronics ST7538Q Datasheet HTML 21Page - STMicroelectronics ST7538Q Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 44 page
background image
Functional description
ST7538Q
18/44
In Data Reception Mode:
Synchronous Mains access: on clock signal recovered by a PLL from ST7538Q
(CLR/T line) rising edge, value on FSK Demodulator is read and put to the data
reception line (RxD line). ST7538Q recovers the bit timing according to the
BaudRate Selected.
Asynchronous Mains access: Value on FSK Demodulator is sent directly to the
data reception line (RxD line). The Host Controller recovers the communication
timing (CLR/T line should be neglected).
5.5
Host processor interface
ST7538Q exchanges data with the host processor through a serial interface.
The data transfer is managed by REG_DATA and RxTx Lines, while data are exchanged
using RxD, TxD and CLR/T lines.
Four are the ST7538Q working modes:
Data Reception
Data Transmission
Control Register Read
Control Register Write
REG_DATA and RxTx lines are level sensitive inputs.
ST7538Q features two type of Host Communication Interfaces:
–SPI
–UART
The selection can be done through the UART/SPI pin. If UART/SPI pin is forced to “0” SPI
interface is selected while if UART/SPI pin is forced to “1” UART interface is selected (a). The
type of interface affects the Data Reception by setting the idle state of RxD line. When
ST7538Q is in Receiving mode (REG_DATA=”0” and RxTx =“1”) and no data are available
on mains (or RxD is forced to an idle state, i.e. with a conditioned Detection Method), the
RxD line is forced to “0” when UART/SPI pin is forced to ”0” or to “1” when UART/SPI pin is
forced to ”1”.
Table 8. Data and control register access bits configuration
REG_DATA
RxTx
Data Transmission
0
0
Data Reception
0
1
Control Register Read
1
1
Control Register Write
1
0
a.
UART Interface Mode modifies also Control Register Functions and provides one more level of Rx sensitivity
(see par. 5.11)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com