ST7538Q datasheet(29/44 Pages) STMICROELECTRONICS

29 / 44 page

ST7538Q

Functional description

29/44

●

Integrated Power Line Interface (PLI)

The Power Line Interface (PLI) is a double CMOS AB Class Power Amplifier with the

two outputs (ATOP1 and ATOP2) in opposition of phase.

Two are the possible configuration:

- Single Ended Output (ATOP1).

- Bridge Connection

The Bridge connection guarantee a Differential Output Voltage to the load with twice

the swing of each individual Output. This topology virtually eliminates the even

harmonics generation.

The PLI requires, to ensure a proper operation, a regulated and well filtered Supply

Voltage. PAVcc Voltage must fulfil the following formula to work without clipping

phenomena:

To allow the driving of an external Power Line Interface, the output of the ALC is

available even on ATO pin. ATO output has a current capability much lower than ATOP1

and ATOP2.

Figure 16. PLI bridge topology

PAVcc

VATOP AC

()

------------------------------------

7.5V

≥

LOAD

ALC

VOLTAGE

LOOP

CURRENT

LOOP

Vsense

ATOP1

VRPK

PAVss

5.6nF

RCL

80 pF

Vout

VRPK

2*VRPK

INVERTER

ATOP2

D03IN1422

ST7538Q 数据表(PDF) 29 Page - STMicroelectronics

ST7538Q 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载