ISP1122ABD datasheet(5/48 Pages) PHILIPS

5 / 48 page

Philips Semiconductors

ISP1122A

USB stand-alone hub

Preliminary speciﬁcation

Rev. 01 — 27 March 2000

5 of 48

9397 750 06986

[1]

Symbol names with an overscore (e.g. NAME) indicate active LOW signals.

[2]

The voltage at pin Vreg(3.3) is gated by the RESET pin. This allows fully self-powered operation by

connecting RESET to VBUS (+5 V USB supply). If VBUS is lost upstream port D+ will not be driven.

[3]

See Table 4 “Mode selection”.

[4]

To disable a downstream port connect both D

+ and D− to VCC via a 1 MΩ resistor; unused ports must

be disabled in reverse order starting from port 5.

[5]

Analog detection circuit can be switched off using an external EEPROM, see Table 23; in this case,

the pin functions as a logic input (TTL level).

[6]

Downstream ports 1 and 2 cannot be disabled.

DM0

AI/O

upstream port D

− connection (analog)

DP0

AI/O

upstream port D

+ connection (analog)

DM2

AI/O

downstream port 2 D

− connection (analog) [6]

DP2

AI/O

downstream port 2 D

+ connection (analog) [6]

PSW1/GL1 [3]

modes 4 to 6: power switch control output for downstream

port 1 (open-drain, 6 mA)

modes 0 to 3, 7: GoodLink LED indicator output for

downstream port 1 (open-drain, 6 mA); to connect an LED

use a 330

Ω series resistor

Table 2:

Pin description for SO32 and SDIP32…continued

Symbol [1]

Type

Description

ISP1122ABD 数据表(PDF) 5 Page - NXP Semiconductors

ISP1122ABD 数据表(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载

链接网址

ISP1122ABD 数据表(PDF) 5 Page - NXP Semiconductors

ISP1122ABD 数据表(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表 下载

链接网址

数据表下载