PCF85063ATLSLASH1 datasheet(27/55 Pages) NXP

27 / 55 page

NXP Semiconductors

PCF85063A

Tiny Real-Time Clock/calendar with alarm function and I2C-bus

When the counter decrements from 1, the timer flag (bit TF in register Control_2) is set and the counter

automatically re-loads and starts the next timer period.

aaa-004434

countdown value, T

timer source clock

countdown counter

INT

duration of first timer period after

enable may range from T - 1 to T + 1

In this example, it is assumed that the timer flag is cleared before the next countdown period expires and that the pin INT is

set to pulsed mode.

Figure 17. General countdown timer behavior

If a new value of T is written before the end of the current timer period, then this value takes immediate effect.

NXP does not recommend changing T without first disabling the counter by setting bit TE logic 0. The update

of T is asynchronous to the timer clock. Therefore changing it without setting bit TE logic 0 may result in a

corrupted value loaded into the countdown counter. This results in an undetermined countdown period for the

first period. The countdown value T will, however, be correctly stored and correctly loaded on subsequent timer

periods.

When the TIE flag is set, an interrupt signal on INT is generated if this mode is enabled. See Section 7.2.2 for

details on how the interrupt can be controlled.

When starting the timer for the first time, the first period has an uncertainty. The uncertainty is a result of the

enable instruction being generated from the interface clock which is asynchronous from the timer source clock.

Subsequent timer periods do not have such delay. The amount of delay for the first timer period depends on the

chosen source clock, see Table 36.

Timer source clock

Minimum timer period

Maximum timer period

4.096 kHz

T + 1

64 Hz

T + 1

1 Hz

1⁄60 Hz

Table 36. First period delay for timer counter value T

At the end of every countdown, the timer sets the countdown timer flag (bit TF in register Control_2). Bit TF can

only be cleared by command. The asserted bit TF can be used to generate an interrupt at pin INT. The interrupt

may be generated as a pulsed signal every countdown period or as a permanently active signal which follows

the condition of bit TF. Bit TI_TP is used to control this mode selection and the interrupt output may be disabled

with bit TIE, see Table 34 and Figure 17.

PCF85063A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7.1 — 8 November 2023

27 / 55

PCF85063ATL/1 数据表(PDF) 27 Page - NXP Semiconductors

PCF85063ATL/1 数据表(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载