数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF85063ATL/1 数据表(PDF) 30 Page - NXP Semiconductors

部件名 PCF85063ATL/1
功能描述  Tiny Real-Time Clock/calendar with alarm function and I2C-bus
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF85063ATL/1 数据表(HTML) 30 Page - NXP Semiconductors

Back Button PCF85063ATL/1 Datasheet HTML 26Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 27Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 28Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 29Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 30Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 31Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 32Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 33Page - NXP Semiconductors PCF85063ATL/1 Datasheet HTML 34Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 55 page
background image
NXP Semiconductors
PCF85063A
Tiny Real-Time Clock/calendar with alarm function and I2C-bus
mbc602
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL
from controller
Figure 21. Acknowledgement on the I2C-bus
8.5 I2C-bus protocol
8.5.1 Addressing
One I2C-bus slave address (1010 001) is reserved for the PCF85063A. The entire I2C-bus slave address byte is
shown in Table 38.
Slave address
7
0
Bit
MSB
6
5
4
3
2
1
LSB
1
0
1
0
0
0
1
R/W
Table 38. I2C slave address byte
After a START condition, the I2C slave address has to be sent to the PCF85063A device.
The R/W bit defines the direction of the following single or multiple byte data transfer (R/W = 0 for writing, R/W
= 1 for reading). For the format and the timing of the START condition (S), the STOP condition (P) and the
acknowledge bit (A) refer to the I2C-bus characteristics (see [8]). In the write mode, a data transfer is terminated
by sending either the STOP condition or the START condition of the next data transfer.
8.5.2 Clock and calendar READ or WRITE cycles
The I2C-bus configuration for the different PCF85063A READ and WRITE cycles is shown in Figure 22 and
Figure 23. The register address is a 5-bit value that defines which register is to be accessed next. The upper 3
bits of the register address are not used.
S
1
0
1
0
0
0
1
0
A
A
A P/S
acknowledge
from PCF85063A
acknowledge
from PCF85063A
acknowledge
from PCF85063A
slave address
write bit
register address
00h to 11h
0 to n
data bytes
aaa-004435
START/
STOP
Figure 22. Master transmits to slave receiver (WRITE mode)
PCF85063A
All information provided in this document is subject to legal disclaimers.
© 2023 NXP B.V. All rights reserved.
Product data sheet
Rev. 7.1 — 8 November 2023
30 / 55



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com