AS7343 datasheet(30/58 Pages) OSRAM

30 / 58 page

Document Feedback

AS7343

Datasheet

• PUBLIC

DS001046

• v6-00 • 2023-Jun-07

│ 29

Addr: 0x83

WTIME

Bit

Bit Name

Default

Access

Bit Description

0x01

5.56 ms

2.78 ms x (n+1)

0xff

256

711 ms

FD_TIME Register (Address 0xE0, 0xE2)

The register FD_Time_1 and FD_Time_2 can be used to configure the integration time and gain (ADC

5) of the flicker detection independently from the other ADCs. The FD_TIME register is an 11-bit

(register 0x80) must be set to “1” in order to use the FD_TIME registers. If the bit FDEN is not set,

ADC5 runs automatically with the same gain and integration time as ADC0 to ADC4.

Equation 3: Calculating the flicker detection integration time

��_�� = ��_�� × 2.78 µ��

Figure 29:

FD_Time_1 Register

Addr: 0xE0

FD_TIME_1

Bit

Bit Name

Default

Access

Bit Description

7:0

FD_TIME [7:0]

0110 0111

LSB of flicker detection integration time.

Note: Must not be changed during FDEN = 1 and

PON = 1.

AS7343 数据表(PDF) 30 Page - OSRAM GmbH

AS7343 数据表(HTML) 30 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载