AS7343 datasheet(37/58 Pages) OSRAM

37 / 58 page

Document Feedback

AS7343

Datasheet

• PUBLIC

DS001046

• v6-00 • 2023-Jun-07

│ 36

SP_TH_H_LSB Register (Address 0x86)

Figure 41:

SP_TH_H_LSB Register

Addr: 0x86

SP_TH_H_LSB

Bit

Bit Name

Default

Access

Bit Description

7:0

SP_TH_H_LSB

0x00

Spectral High Threshold LSB

This register provides the low byte of the high

interrupt threshold (CH0).

SP_TH_H_MSB Register (Address 0x87)

Figure 42:

SP_TH_H_MSB Register

Addr: 0x87

SP_TH_H_MSB

Bit

Bit Name

Default

Access

Bit Description

7:0

SP_TH_H_MSB

0x00

Spectral High Threshold MSB

This register provides the high byte of the high

interrupt threshold (CH0).

Both SP_TH_H registers are combined to a 16-bit

threshold. If the value captured by channel 0 is

above the high threshold and the APERS value is

reached, the bit SP_IEN is set and an interrupt is

generated.

CFG12 Register (Address 0x66)

Figure 43:

CFG12 Register

Addr: 0x66

CFG12

Bit

Bit Name

Default

Access

Bit Description

7:3

Reserved

2:0

SP_TH_CH

Spectral Threshold Channel.

Sets the channel used for interrupts and persistence,

if enabled, to determine device status and gain

settings.

VALUE

CHANNEL

CH0

CH1

CH2

AS7343 数据表(PDF) 37 Page - OSRAM GmbH

AS7343 数据表(HTML) 37 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载

链接网址

AS7343 数据表(PDF) 37 Page - OSRAM GmbH

AS7343 数据表(HTML) 37 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表 下载

链接网址

数据表下载