TMD3702VC datasheet(20/57 Pages) OSRAM

20 / 57 page

Datasheet, Public

Page 19

[v2-00] 2023-Mar-14

Document Feedback

TMD3702VC − Register Description

ATIME Register (Address 0x81)

Figure 22:

ATIME Register

The ATIME register controls the integration time of the ALS

ADCs. The timer is implemented with a down counter with 0x00

as the terminal count. The timer is clocked at a 2.78ms nominal

rate. Loading 0x00 will generate a 2.78ms integration time,

loading 0x01 will generate a 5.56ms integration time, and so

forth.

PRATE Register (Address 0x82)

Figure 23:

PRATE Register

Addr:0x81

ATIME

Bit

Bit Name

Default

Access

Bit Description

7:0

ATIME

0x00

ALS/Color value that specifies the integration time in

2.78ms intervals. 0x00 indicates 2.78ms. The maximum

ALS value depends on the integration time. For every

2.78ms, the maximum value increases by 1024. This

means that to be able to reach ALS full scale, the

integration time has to be at least 64*2.78ms.

Value

Integration

Cycles

Integration

Time

Maximum

ALS Value

0x00

2.78ms

1023

0x01

5.56ms

2047

0x11

50.0ms

18431

0x23

100ms

36863

0x3F

178ms

65535

0xFF

256

712ms

65535

Addr:0x82

PRATE

Bit

Bit Name

Default

Access

Bit Description

7:0

PRATE

0x1F

This register defines the duration of 1 Prox Sample,

which is (PRATE + 1)*88μs.

TMD3702VC 数据表(PDF) 20 Page - OSRAM GmbH

TMD3702VC 数据表(HTML) 20 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

数据表下载